Details, datasheet, quote on part number: XCS10XL-4TQ144C
PartXCS10XL-4TQ144C
CategoryFPGAs/PLDs => FPGA (Field Programmable Gate Array)
DescriptionSpartan 5 V Field Programmable Gate Array
CompanyXilinx Corp.
DatasheetDownload XCS10XL-4TQ144C datasheet
Quote
Find where to buy
 
  

 

Features, Applications

Spartan and Spartan-XL Families Field Programmable Gate Arrays

Product Specification System level features - Available in both 5V and 3.3V versions - On-chip SelectRAMTM memory - Fully PCI compliant - Full readback capability for program verification and internal node observability - Dedicated high-speed carry logic - Internal 3-state bus capability - Eight global low-skew clock or signal networks - IEEE 1149.1-compatible Boundary Scan logic - Low cost plastic packages available in all densities - Footprint compatibility in common packages Fully supported by powerful Xilinx development system - ISE Foundation Series: Integrated, shrink-wrap software - ISE Alliance Series: Dozens of PC and workstation third party development systems supported - Fully automatic mapping, placement and routing

The SpartanTM and the Spartan-XL families are a high-volume production FPGA solution that delivers all the key requirements for ASIC replacement to 40,000 gates. These requirements include high performance, on-chip RAM, core solutions and prices that, in high volume, approach and in many cases are equivalent to mask programmed ASIC devices. The Spartan series is the result of more than 14 years of FPGA design experience and feedback from thousands of customers. By streamlining the Spartan series feature set, leveraging advanced process technologies and focusing on total cost management, the Spartan series delivers the key features required by ASIC and other high-volume logic users while avoiding the initial cost, long development cycles and inherent risk of conventional ASICs. The Spartan and Spartan-XL families in the Spartan series have ten members, as shown in Table 1.

Note: The Spartan series devices described in this data sheet include the 5V Spartan family and the 3.3V Spartan-XL family. See the separate data sheets for more advanced members for the Spartan Series. First ASIC replacement FPGA for high-volume production with on-chip RAM Density to 1862 logic cells or 40,000 system gates Streamlined feature set based on XC4000 architecture System performance beyond 80 MHz Broad set of AllianceCORETM and LogiCORETM predefined solutions available Unlimited reprogrammability Low cost

3.3V supply for low power with 5V tolerant I/Os Power down input Higher performance Faster carry logic More flexible high-speed clock network Latch capability in Configurable Logic Blocks Input fast capture latch Optional mux or 2-input function generator on outputs 24 mA output drive 5V and 3.3V PCI compliant Enhanced Boundary Scan Express Mode configuration Chip scale packaging Max. Total No. of Avail. Distributed Flip-flops User I/O RAM Bits

Table 1: Spartan and Spartan-XL Field Programmable Gate Arrays Logic Device XCS05 and XCS05XL XCS10 and XCS10XL XCS20 and XCS20XL XCS30 and XCS30XL XCS40 and XCS40XL Cells Max System Gates Typical Gate Range (Logic and RAM)(1) CLB Matrix x 28 Total CLBs

Notes: 1. Max values of Typical Gate Range include 20-30% of CLBs used as RAM.

2002 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

Spartan series FPGAs are implemented with a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources (routing channels), and surrounded by a perimeter of programmable Input/Output Blocks (IOBs), as seen in Figure 1. They have generous routing resources to accommodate the most complex interconnect patterns. The devices are customized by loading configuration data into internal static memory cells. Re-programming is possible an unlimited number of times. The values stored in

these memory cells determine the logic functions and interconnections implemented in the FPGA. The FPGA can either actively read its configuration data from an external serial PROM (Master Serial mode), or the configuration data can be written into the FPGA from an external device (Slave Serial mode). Spartan series FPGAs can be used where hardware must be adapted to different user applications. FPGAs are ideal for shortening design and development cycles, and also offer a cost-effective solution for production rates well beyond 50,000 systems per month.


Spartan and Spartan-XL Families Field Programmable Gate Arrays The functionality of each circuit block is customized during configuration by programming internal static memory cells. The values stored in these memory cells determine the logic functions and interconnections implemented in the FPGA.

Spartan series devices achieve high-performance, low-cost operation through the use of an advanced architecture and semiconductor technology. Spartan and Spartan-XL devices provide system clock rates exceeding 80 MHz and internal performance in excess of 150 MHz. In contrast to other FPGA devices, the Spartan series offers the most cost-effective solution while maintaining leading-edge performance. In addition to the conventional benefit of high volume programmable logic solutions, Spartan series FPGAs also offer on-chip edge-triggered single-port and dual-port RAM, clock enables on all flip-flops, fast carry logic, and many other features. The Spartan/XL families leverage the highly successful XC4000 architecture with many of that family's features and benefits. Technology advancements have been derived from the XC4000XLA process developments.

The CLBs are used to implement most of the logic in an FPGA. The principal CLB elements are shown in the simplified block diagram in Figure 2. There are three look-up tables (LUT) which are used as logic function generators, two flip-flops and two groups of signal steering multiplexers. There are also some more advanced features provided by the CLB which will be covered in the Advanced Features Description, page 13.

Two x 1 memory look-up tables (F-LUT and G-LUT) are used to implement 4-input function generators, each offering unrestricted logic implementation of any Boolean function up to four independent input signals to G4). Using memory look-up tables the propagation delay is independent of the function implemented. A third 3-input function generator (H-LUT) can implement any Boolean function of its three inputs. Two of these inputs are controlled by programmable multiplexers (see box "A" of Figure 2). These inputs can come from the F-LUT or G-LUT outputs or from CLB inputs. The third input always comes from a CLB input. The CLB can, therefore, implement certain functions up to nine inputs, like parity checking. The three LUTs in the CLB can also be combined to do any arbitrarily defined Boolean function of five inputs.

The Spartan series uses a standard FPGA structure as shown in Figure 1, page 2. The FPGA consists of an array of configurable logic blocks (CLBs) placed in a matrix of routing channels. The input and output of signals is achieved through a set of input/output blocks (IOBs) forming a ring around the CLBs and routing channels. CLBs provide the functional elements for implementing the user's logic. IOBs provide the interface between the package pins and internal signal lines. Routing channels provide paths to interconnect the inputs and outputs of the CLBs and IOBs.


 

Related products with the same datasheet
SPARTAN-XL
XCS05
XCS05-3C
XCS05-3I
XCS05-3VQ100C
XCS05-3VQ100I
XCS05-4C
XCS05-4VQ100C
XCS05XL
XCS05XL-4C
XCS05XL-4I
XCS05XL-4VQ100C
Some Part number from the same manufacture Xilinx Corp.
XCS10XL-4VQ100C Spartan 5 V Field Programmable Gate Array
XCV100 Virtex Field Programmable Gate Array

XC4020XLA-09PQ208I : XC4000XLA Field Programmable Gate Array

XC4085XLA-9BG432I : XC4000XLA Field Programmable Gate Array

XC9572 : XC9500 5 V CPLD Family

W1D32M72R8A-5AP-QA1 : 32M X 8 DDR DRAM MODULE, 0.5 ns, DMA240 Specifications: Memory Category: DRAM Chip ; Density: 268435 kbits ; Number of Words: 32000 k ; Bits per Word: 8 bits ; Package Type: MO-237, DIMM-240 ; Pins: 240 ; Supply Voltage: 1.8V ; Access Time: 0.5000 ns ; Operating Temperature: 0 to 55 C (32 to 131 F)

W1D32M72R8B-5AR-PA : 32M X 8 DDR DRAM MODULE, 0.5 ns, DMA240 Specifications: Memory Category: DRAM Chip ; Density: 268435 kbits ; Number of Words: 32000 k ; Bits per Word: 8 bits ; Package Type: MO-237, DIMM-240 ; Pins: 240 ; Supply Voltage: 1.8V ; Access Time: 0.5000 ns ; Operating Temperature: 0 to 55 C (32 to 131 F)

XC3S100E-5TQG144CS1 : FPGA, 192 CLBS, 50000 GATES, PBGA1156 Specifications: Device Type: FPGA ; System Gates: 50000 ; Logic Cells / Logic Blocks: 192 ; Package Type: Other, LEAD FREE, FBGA-1156 ; Pins: 1156 ; Operating Temperature: 0 to 85 C (32 to 185 F) ; Supply Voltage: 1.2V

XC6SLX100-3NCSG484I : FPGA, 667 MHz, PBGA484 Specifications: Device Type: FPGA ; Package Type: Other, 19 X 19 MM, 0.80 MM PITCH, LEAD FREE, CSBGA-484 ; Pins: 484 ; Internal Frequency: 667 MHz ; Operating Temperature: 0 to 85 C (32 to 185 F) ; Supply Voltage: 1.2V

XC6VLX240T-3FF784M : FPGA Specifications: Device Type: FPGA

 
0-C     D-L     M-R     S-Z