|Category||Memory => Flash|
|Datasheet||Download X76F640 datasheet
FEATURES 64-bit Password Security --Five 64-bit passwords for read, program and reset 8192 Byte+32 Byte Password Protected Arrays --Seperate read passwords --Seperate write passwords --Reset password Programmable Passwords Retry Counter Register --Allows 8 tries before clearing of both arrays --Password protected reset 32-Bit Response to Reset (RST Input) 32 Byte Sector Program 400kHz Clock Rate 2 Wire Serial Interface Low Power CMOS to 5.5V operation --Standby current less than 1µA --Active current less than 3 mA High Reliability Endurance: --100,000 write cycles Data Retention: 100 Years Available in: --8-lead SOIC --SmartCard module
DESCRIPTION The is a Password Access Security Supervisor, containing one 65536-bit Secure SerialFlash array and one 256-bit Secure SerialFlash array. Access to each memory array is controlled by two 64-bit passwords. These passwords protect read and write operations of the memory array. A separate RESET password is used to reset the passwords and clear the memory arrays in the event the read and write passwords are lost. The X76F640 features a serial interface and software protocol allowing operation on a popular two wire bus. The bus signals are a clock Input (SCL) and a bidirectional data input and output (SDA). Access to the device is controlled through a chip select (CS) input, allowing any number of devices to share the same bus. The X76F640 also features a synchronous response to reset providing an automatic output of a hard-wired 32-bit data stream conforming to the industry standard for memory cards. The X76F640 utilizes Xicor's proprietary Direct WriteTM cell, providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years.
CS SCL SDA Interface Logic Password Array and Password Verification Logic RST Reset Response Register Retry Counter Chip Enable Data Transfer Array Access Enable 8K Byte SerialFlash Array 0 (Password Protected)
PIN DESCRIPTIONS Serial Clock (SCL) The SCL input is used to clock all data into and out of the device. Serial Data (SDA) SDA is a true three state serial data input/output pin. During a read cycle, data is shifted out on this pin. During a write cycle, data is shifted in on this pin. In all other cases, this pin in a high impedance state. Chip Enable (CS) When CS is high, the X76F640 is deselected and the SDA pin is at high impedance and unless an internal write operation is underway, the X76F640 will be in standby mode. CS low enables the X76F640, placing it in the active mode. Reset (RST) RST is a device reset pin. When RST is pulsed high while CS is low the X76F640 will output 32 bits of fixed data which conforms to the standard for "synchronous response to reset". CS must remain LOW and the part must not in a write cycle for the response to reset to occur. See Figure If at any time during the response to reset CS goes HIGH, the response to reset will be aborted and the part will return to the standby state. The response to reset is "mask programmable" only! DEVICE OPERATION There are two primary modes of operation for the X76F640; Protected READ and protected WRITE. Protected operations must be performed with one of four 8-byte passwords. The basic method of communication for the device is established by first enabling the device (CS LOW), generating a start condition, then transmitting a command, followed by the correct password. All parts will be shipped from the factory with all passwords equal to `0'. The user must perform ACK Polling to determine the validity of the password, before starting a data transfer (see Acknowledge Polling.) Only after the correct password is accepted and a ACK polling has been performed, can the data transfer occur. To ensure the correct communication, RST must remain LOW under all conditions except when running a "Response to Reset sequence".
Data is transferred in 8-bit segments, with each transfer being followed by an ACK, generated by the receiving device. If the in a nonvolatile write cycle a "no ACK" (SDA=High) response will be issued in response to loading of the command byte. If a stop is issued prior to the nonvolatile write cycle the write operation will be terminated and the part will reset and enter into a standby mode. The basic sequence is illustrated in Figure 1. PIN NAMES SymbolDescription
Chip Select Input Serial Data Input/Output Serial Clock Input Reset Input Supply Voltage Ground No Connect
After each transaction is completed, the X76F640 will reset and enter into a standby mode. This will also be the response if an unsuccessful attempt is made to access a protected array.
Clock and Data Conventions Data states on the SDA line can change only during SCL LOW. SDA changes during SCL HIGH are reserved for indicating start and stop conditions. Refer to Figure 2 and Figure 3. Start Condition All commands are preceeded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The X76F640 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met. A start may be issued to terminate the input of a control byte or the input data to be written. This will reset the device and leave it ready to begin a new read or write command. Because of the push/pull output, a start cannot be generated while the part is outputting data. Starts are inhibited while a write is in progress. Stop Condition All communications must be terminated by a stop condition. The stop condition is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to reset the device during a command or data input sequence and will leave the device in the standby power mode. As with starts, stops are inhibited when outputting data and while a write is in progress. Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. The X76F640 will respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write condition have been selected, the X76F640 will respond with an acknowledge after the receipt of each subsequent eight-bit word. Reset Device Command The reset device command is used to clear the retry counter and reactivate the device. When the reset device command is used prior to the retry counter overflow, the retry counter is reset and no arrays or passwords are affected. If the retry counter has overflowed, all memory areas are cleared and all commands are
Retry Counter The X76F640 contains a retry counter. The retry counter allows 8 accesses with an invalid password before any action is taken. The counter will increment with any combination of incorrect passwords. If the retry counter overflows, all memory areas are cleared and the device is locked by preventing any read or write array password matches. The passwords are unaffected. If a correct password is received prior to retry counter overflow, the retry counter is reset and access is granted. In order to reset the operation of a locked up device, a special reset command must be used with a RESET password. Device Protocol The X76F640 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as a receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X76F640 will be considered a slave in all applications.
|Related products with the same datasheet|
|Some Part number from the same manufacture Xicor, Inc.|
|X76F640-2.7 Secure Serialflash|
X25128PI : 128k Spi Serial EePROM (16k X 8)
X25164S14I-2.7 : Programmable Watchdog Timer W/serial E2 Prom
X28C512F-20 : 512K Bit CMOS EePROM (64K X 8)
X40626V142.7 : Dual Voltage Cpu Supervisor With 64K Serial EePROM
X4163S8I : Cpu Supervisor With 16K EePROM
X4643S82.7A : Cpu Supervisor With 64K EePROM
X5083S8I-4.5A : Cpu Supervisor With Selectable Watchdog Timer, Adjustable Low Voltage Reset, Active Low Reset
X9317ZM8-2.7 : Single 100 Tap Xdcp, Low Power Increment/decrement Interface Single Supply
X84256S16I : Uport Saver Eeprom
CY7C1472V33-250AC : NoBL. Nobl Synchronous SRAM. Zero Bus LatencyTM, no dead cycles between Write and Read cycles Fast clock speed: 250, 200, and 167 MHz Fast access time: 2.4, 3.0 and 3.4 ns Internally synchronized registered outputs eliminate the need to control OE Single 3.3V 5% and +5% power supply VDD Separate VDDQ for or 2.5V Single WE (Read/Write) control pin Positive clock-edge triggered,.
HY62UF16404E : Super Low Power Slow SRAM. 256Kx16bit Full CMOS SRAM. Revision 01 02 History Initial Draft Package Height Changed 1.0mm 0.9mm Add Package Size Option (6.0mmx8.0mm) Draft Date Mar.05.2002 Feb.18.2003 Remark Preliminary Final This document is a general product and is subject to change without notice. Hynix Electronics does not assume any responsibility for use of circuits described. No patent licenses are implied.
KM718V789T : SB & SPB. = KM718V789T 128Kx18-Bit Synchronous Burst SRAM ;; Organization = 128Kx18 ;; Operating Mode = SPB ;; VDD(V) = 3.3 ;; Access Time-tCD(ns) = 4.5,5.0,5.0 ;; Speed-tcyc (MHz) = 138,133,117,100 ;; I/o Voltage(V) = 3.3 ;; Package = 100TQFP ;; Production Status = Eol ;; Comments = Design is Not Recommended.
KMM53216004CKG : SIMM. = KMM53216004CKG 16MBx32 DRAM Simm Using 16MBx4, 4KB Refresh, 5V ;; Density(MB) = 64 ;; Organization = 16Mx32 ;; Mode = Edo ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = (16Mx4)x8 ;; Production Status = Eol ;; Comments = -.
M15392EJ1V0DS00 : SRAM. 4M-BIT CMOS FAST SRAM BY 16-BIT EXTENDED TEMPERATURE OPERATION The is a high speed, low power, 4,194,304 bits (262,144 words by 16 bits) CMOS static RAM. Operating supply voltage 0.3 V. The µPD444016L-Y is packaged in 44-PIN PLASTIC TSOP (II). 262,144 words by 16 bits organization Fast access time ns (MAX.) Byte data control : /LB - I/O8), /UB - I/O16).
M53640805BT0 : SIMM. = M53640805BY0 8MB X 36 DRAM Simm Using 4MB X 16 & Quad Cas 4MBx4, 4KB Refresh, 5V ;; Density(MB) = 32 ;; Organization = 8Mx36 ;; Mode = Fast Page ;; Refresh = 4K/64ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = 4Mx16 ;; Production Status = Eol ;; Comments = Solder,w,parity.
MT55L128L18P1 : ZBT SRAM. 2Mb ZBT SRAM, 3.3V Vdd, 3.3V I/O, Pipelined,. High frequency and 100 percent bus utilization Fast cycle times: 7.5ns and 10ns Single +3.3V ±5% power supply Advanced control logic for minimum control signal interface Individual BYTE WRITE controls may be tied LOW Single R/W# (read/write) control pin CKE# pin to enable clock and suspend operations Three chip enables for simple depth expansion Clock-controlled.
PIC16LF870 : 28/40-pin 8-bit CMOS Flash Microcontrollers. High-performance RISC CPU Only 35 single word instructions to learn All single cycle instructions except for program branches which are two cycle Operating speed: - 20 MHz clock input 200 ns instruction cycle x 14 words of FLASH Program Memory x 8 bytes of Data Memory (RAM) x 8 bytes of EEPROM Data Memory Pinout compatible to the PIC16CXXX 28 and 40pin.
S-22H10 : . . 1 Pin Assignment 1 Block Diagram. 2 Absolute Maximum Ratings. 2 Recommended Operating Conditions. 2 Pin capacitance 3 DC Electrical Characteristics 3 Data Hold Characteristics. 3 AC Electrical Characteristics. 4 Operation Mode. 6 Operation 6 Dimensions 8 Ordering Information. 8 Characteristics. 9 The S-22 Series is a non-volatile CMOS RAM, composed.
IS42S16400B : 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM The 64Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in 3.3V memory systems containing 67,108,864 bits. Internally configured as a quad-bank DRAM with a synchronous interface. Each 16,777,216-bit bank is organized as 4,096 rows by 256 columns by 16 bits.
CY7C4261-10JXIT : 16K X 9 OTHER FIFO, 8 ns, PQCC32. s: Memory Category: FIFO ; Density: 147 kbits ; Number of Words: 16 k ; Bits per Word: 9 bits ; Package Type: LEAD FREE, PLASTIC, LCC-32 ; Pins: 32 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 8 ns ; Cycle Time: 10 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).
IDT71V3577S75PF9 : 128K X 36 CACHE SRAM, 7.5 ns, PQFP100. s: Memory Category: SRAM Chip ; Density: 4719 kbits ; Number of Words: 128 k ; Bits per Word: 36 bits ; Package Type: TQFP, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100 ; Pins: 100 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 7.5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
MX29GL512EHMC-10Q : 32M X 16 FLASH 3V PROM, 100 ns, PDSO70. s: Memory Category: Flash, PROM ; Density: 536871 kbits ; Number of Words: 32000 k ; Bits per Word: 16 bits ; Package Type: SSOP, 0.500 INCH, ROHS COMPLIANT, MO-174, SSOP-70 ; Pins: 70 ; Access Time: 100 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).
70T651S8BCG : 256K X 36 DUAL-PORT SRAM, 8 ns, PBGA256. s: Memory Category: SRAM Chip ; Density: 9437 kbits ; Number of Words: 256 k ; Bits per Word: 36 bits ; Package Type: BGA, 17 X 17 MM, 1.40 MM HEIGHT, 1 MM PITCH, GREEN, BGA-256 ; Pins: 256 ; Logic Family: CMOS ; Supply Voltage: 2.5V ; Access Time: 8 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).