Details, datasheet, quote on part number: X76F400
DescriptionSecure Serial Flash, ISO 7816
CompanyXicor, Inc.
DatasheetDownload X76F400 datasheet
Find where to buy


Features, Applications


FEATURES 64-bit Password Security One Array (496 Bytes) Two Passwords (16 Bytes) --Read Password --Write Password Programmable Passwords Retry Counter Register --Allows 8 tries before clearing of the array 32-bit Response to Reset (RST Input) 8 byte Sector Write mode 1MHz Clock Rate 2 wire Serial Interface Low Power CMOS to 5.5V operation --Standby current Less than 1A --Active current less than 3 mA High Reliability Endurance: --100,000 Write Cycles Data Retention: 100 years Available in: --8 lead PDIP, SOIC,TSSOP and Smart Card Module

The is a Password Access Security Supervisor, containing one 3968-bit Secure SerialFlash array. Access to the memory array can be controlled by two 64-bit passwords. These passwords protect read and write operations of the memory array. The X76F400 features a serial interface and software protocol allowing operation on a popular two wire bus. The bus signals are a clock Input (SCL) and a bidirectional data input and output (SDA). The X76F400 also features a synchronous response to reset providing an automatic output of a hard-wired 32-bit data stream conforming to the industry standard for memory cards. The X76F400 utilizes Xicor's proprietary Direct WriteTM cell, providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years.


496 Byte 32 BYTE SerialFlash ARRAY EEPROM Array

PIN DESCRIPTIONS Serial Clock (SCL) The SCL input is used to clock all data into and out of the device. Serial Data (SDA) SDA is an open drain serial data input/output pin. During a read cycle, data is shifted out on this pin. During a write cycle, data is shifted in on this pin. In all other cases, this pin in a high impedance state. Reset (RST) RST is a device reset pin. When RST is pulsed high the X76F400 will output 32 bits of fixed data which conforms to the standard for "synchronous response to reset". The part must not in a write cycle for the response to reset to occur. See Figure 7. If there is power interrupted during the Response to Reset, the response to reset will be aborted and the part will return to the standby state. The response to reset is "mask programmable" only! DEVICE OPERATION The X76F400 memory array consists of sixty-two 8-byte sectors. Read or write access to the array always begins at the first address of the sector. Read operations then can continue indefinitely. Write operations must total 8 bytes. There are two primary modes of operation for the X76F400; Protected READ and protected WRITE. Protected operations must be performed with one of two 8-byte passwords. The basic method of communication for the device is generating a start condition, then transmitting a command, followed by the correct password. All parts will be shipped from the factory with all passwords equal to `0'. The user must perform ACK Polling to determine the validity of the password, before starting a data transfer (see Acknowledge Polling.) Only after the correct password is accepted and a ACK polling has been performed, can the data transfer occur. To ensure the correct communication, RST must remain LOW under all conditions except when running a "Response to Reset sequence". Data is transferred in 8-bit segments, with each transfer being followed by an ACK, generated by the receiving device. If the in a nonvolatile write cycle a "no ACK" (SDA=High) response will be issued in response to loading of the command byte. If a stop is issued prior to

the nonvolatile write cycle the write operation will be terminated and the part will reset and enter into a standby mode. The basic sequence is illustrated in Figure 1. PIN NAMES Symbol

Serial Data Input/Output Serial Clock Input Reset Input Supply Voltage Ground No Connect

After each transaction is completed, the X76F400 will reset and enter into a standby mode. This will also be the response if an unsuccessful attempt is made to access a protected array.

Figure 1. X76F400 Device Operation LOAD COMMAND/ADDRESS BYTE Start Condition All commands are preceeded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The X76F400 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met. A start may be issued to terminate the input of a control byte or the input data to be written. This will reset the device and leave it ready to begin a new read or write command. Because of the push/pull output, a start cannot be generated while the part is outputting data. Starts are inhibited while a write is in progress. Stop Condition All communications must be terminated by a stop condition. The stop condition is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to reset the device during a command or data input sequence and will leave the device in the standby power mode. As with starts, stops are inhibited when outputting data and while a write is in progress. Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. The X76F400 will respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write condition have been selected, the X76F400 will respond with an acknowledge after the receipt of each subsequent eight-bit word.

Retry Counter The X76F400 contains a retry counter. The retry counter allows 8 accesses with an invalid password before any action is taken. The counter will increment with any combination of incorrect passwords. If the retry counter overflows, the memory area and both of the passwords are cleared If a correct password is received prior to retry counter overflow, the retry counter is reset and access is granted. Device Protocol The X76F400 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as a receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X76F400 will be considered a slave in all applications.

Clock and Data Conventions Data states on the SDA line can change only during SCL LOW. SDA changes during SCL HIGH are reserved for indicating start and stop conditions. Refer to Figure 2 and Figure 3.


Related products with the same datasheet
Some Part number from the same manufacture Xicor, Inc.
X76F400-2 Secure Serial Flash, ISO 7816
X76F640 Secure Serialflash

X1227 : Real Time Clock/calendar/cpu Supervisor With EePROM

X25644V14-18 : Programmable Watchdog Timer W/serial E2PROM

X28C512R-12 : 512K Bit CMOS EePROM (64K X 8)

X28C64F : 5 Volt, Byte Alterable E2PROM

X28HC256-12 : 256K High Speed CMOS EePROM (32K X 8)

X40415S8I-C : Dual Voltage Monitoring Cpu Supervisor With Power-on-reset, Low Voltage Reset, Watchdog Timer, Fault Detection Register, Wdo Output, Active Low Reset

X9315Z : Low Noise, Low Power, 32 Taps

X9409YZ24I-2.7 : Quad 64 Tap Xdcp, Low Power Two-wire Interface, Single Supply

Same catergory

AAM27C04-120DC : 4 Megabit ( 512 K X 8-bit ) CMOS EPROM. s Fast access time Available in speed options as fast ns s Low power consumption <10 A typical CMOS standby current s JEDEC-approved pinout Plug-in upgrade for 1 Mbit and 2 Mbit EPROMs Easy upgrade from 28-pin JEDEC EPROMs s Single +5 V power supply s 10% power supply tolerance standard s 100% FlashriteTM programming Typical programming time of 1 minute.

AM27F010-120EC : 1 Megabit ( 128 K X 8-bit ) CMOS 12.0 Volt, Bulk Erase Flash Memory. 1 Megabit x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory s High performance 70 ns maximum access time s CMOS Low power consumption 30 mA maximum active current 100 A maximum standby current No data retention power consumption s Compatible with JEDEC-standard byte-wide 32-Pin EPROM pinouts 32-pin PDIP 32-pin PLCC 32-pin TSOP s 10,000 write/erase cycles.

Am29PDS322D : . 32 Megabit x 16-Bit) CMOS 1.8 Volt-only 2.2 V) Simultaneous Read/Write Page-Mode Boot Sector Flash Memory ARCHITECTURAL ADVANTAGES s Simultaneous Read/Write operations Data can be continuously read from one bank while executing erase/program functions in other bank. Zero latency between read and write operations s Page Mode Operation 4 word page allows.

AT24RF08 : 1kx8 Dual Access EePROM With Rfid And Serial Interfaces. Dual-port Nonvolatile Memory - RFID and Serial Interfaces Two-wire Serial Interface: Compatible with a Standard AT24C08 Serial EEPROM Programmable Access Protection to Limit Reads or Writes from Either Port Lock/Unlock Function, Coil Connection Detection RFID Interface: 125 kHz Carrier Frequency for Long Range Access 2-Wire Connection to External.

CY62147V : 256K X 16 Static RAM. Low voltage range: CY62147V: 2.7V3.6V Ultra-low active, standby power Easy memory expansion with CE and OE TTL-compatible inputs and outputs Automatic power-down when deselected CMOS for optimum speed/power placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled (OE HIGH), BHE and BLE are disabled (BHE, BLE HIGH), or during.

CY7C1380CV25-167AC : Standart Synchronous SRAM. Fast clock speed: MHz Provide high-performance 3-1-1-1 access rate Fast OE access times: ns Optimal for depth expansion Single 2.5V 5% power supply Common data inputs and data outputs Byte Write Enable and Global Write control Chip enable for address pipeline Address, data, and control registers Internally self-timed Write cycle Burst control pins.

HM6216255HCJP-12 : Fast SRAM. Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp. The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips.

M53230224CE2 : SIMM. = M53230224CE2 2MB X 32 DRAM Simm Using 1MB X 16, 1KB Refresh, 5V ;; Density(MB) = 8 ;; Organization = 2Mx32 ;; Mode = Edo ;; Refresh = 1K/16ms ;; Speed(ns) = 50,60 ;; #of Pin = 72 ;; Component Composition = (1Mx16)x4 ;; Production Status = Eol ;; Comments = Solder.

MCM69Q536 : 32k X 36 Bit Synchronous Separate I/o SRAM. The Motorola a 1 Megabit static random access memory, organized as 32K words of 36 bits. It separate data input and data output buffers and incorporates input and output registers on board with high speed SRAM. The MCM69Q536 allows the user to perform transparent writes and data pass through. Two data bus ports are provided a data input (D) and a data.

MM74C89J : 64-bit Tri-state Random Access Read/write Memory. MM74C89 64-Bit TRI-STATE Random Access Read Write Memory MM74C89 64-Bit TRI-STATE Random Access Read Write Memory The by 4-bit random access read write memory Inputs to the memory consist of four address lines four data input lines a write enable line and a memory enable line The four binary address inputs are decoded internally to select each of the 16 possible.

TMS28F400BZB90BDBJL : ti TMS28F400BZB, 262 144 BY 16-Bit, 524 288 BY 8-Bit Boot-block Flash Memory.

WED2EG472512V : Modules->SSRAM->SSRAM Modules. Organization = 4x512Kx72 ;; Speed (ns) = 5-7 ;; Volt = 3.3 ;; Package = 168 Dimm ;; Temp = C ;;.

WSF512K16 : SRAM/Flash MCP. Organization = 512Kx16 ;; Speed (ns) = 35-90,70-120 ;; Volt = 5 ;; Package = 68 CQFP ;; Temp = C,i,m,q ;;.

PD485505 : . The a 5,048 words by 8 bits high speed FIFO (First In First Out) line buffer. Its CMOS static circuitry provides high speed access and low power consumption. The PD485505 can be used for one line delay and time axis conversion in high speed facsimile machines and digital copiers. Moreover, the PD485505 can execute read and write operations independently.

IS42S32800B : SYNCHRONOUS DYNAMIC RAM The ISSI IS42S32800B is a high-speed CMOS configured as a quad 2M x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal,CLK). Each of the 2M x 32 bit banks is organized as 4096 rows by 512 columns by 32 bits.Read and write accesses start at a selected locations in a programmed.

EBE52UD6AFSA : * Double-data-rate architecture; two data transfers per clock cycle * The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture * Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver * DQS is edge-aligned with data for READs; centeraligned with data for WRITEs.

IDT71016NS12PHGI : 64K X 16 STANDARD SRAM, 12 ns, PDSO44. s: Memory Category: SRAM Chip ; Density: 1049 kbits ; Number of Words: 64 k ; Bits per Word: 16 bits ; Package Type: TSOP, 0.400 INCH, ROHS COMPLIANT, TSOP2-44 ; Pins: 44 ; Logic Family: CMOS ; Supply Voltage: 5V ; Access Time: 12 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).

PF38F3040L0YBQ0 : SPECIALTY MEMORY CIRCUIT, PBGA88. s: Density: 268435 kbits ; Number of Words: 16000 k ; Bits per Word: 16 bits ; Package Type: 8 X 10 MM, 1.20 MM HEIGHT, ROHS COMPLIANT, SCSP-88 ; Pins: 88 ; Supply Voltage: 1.8V.

UT28F256LVQLC-65UCA : 32K X 8 OTPROM, 65 ns, DFP28. s: Memory Category: PROM ; Density: 262 kbits ; Number of Words: 32 k ; Bits per Word: 8 bits ; Package Type: 0.490 X 0.740 INCH, 0.050 INCH PITCH, DFP-28 ; Pins: 28 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 65 ns ; Operating Temperature: -55 to 125 C (-67 to 257 F).

W3E16M72SR-250BC : 16M X 72 DDR DRAM, 0.75 ns, PBGA219. s: Memory Category: DRAM Chip ; Density: 1207960 kbits ; Number of Words: 16000 k ; Bits per Word: 72 bits ; Package Type: BGA, 32 X 25 MM, PLASTIC, BGA-219 ; Pins: 219 ; Supply Voltage: 2.5V ; Access Time: 0.7500 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

0-C     D-L     M-R     S-Z