Details, datasheet, quote on part number: X76F101-2
CategoryMicroprocessors => System Components
TitleSystem Components
DescriptionSecure Serialflash
CompanyXicor, Inc.
DatasheetDownload X76F101-2 datasheet


Features, Applications


FEATURES 64-bit Password Security One Array (112 Bytes) Two Passwords --Read Password --Write Password Programmable Passwords 32-bit Response to Reset (RST Input) 8 byte Sector Write mode 1MHz Clock Rate 2 wire Serial Interface Low Power CMOS to 5.5V operation --Standby current Less than 1ľA --Active current less than 3 mA High Reliability Endurance: --100,000 Write Cycles Data Retention: 100 years Available in: --8 lead PDIP, SOIC, MSOP and ISO Card --SmartCard Module

The is a Password Access Security Supervisor, containing one 896-bit Secure SerialFlash array. Access to the memory array can be controlled by two 64-bit passwords. These passwords protect read and write operations of the memory array. The X76F101 features a serial interface and software protocol allowing operation on a popular two wire bus. The bus signals are a clock Input (SCL) and a bidirectional data input and output (SDA). Access to the device is controlled through a chip select (CS) input, allowing any number of devices to share the same bus. The X76F101 also features a synchronous response to reset providing an automatic output of a hard-wired 32-bit data stream conforming to the industry standard for memory cards. The X76F101 utilizes Xicor's proprietary Direct WriteTM cell, providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years.

112 Byte 32 BYTE SerialFlash ARRAY EEPROM Array


PIN DESCRIPTIONS Serial Clock (SCL) The SCL input is used to clock all data into and out of the device. Serial Data (SDA) SDA is an open drain serial data input/output pin. During a read cycle, data is shifted out on this pin. During a write cycle, data is shifted in on this pin. In all other cases, this pin in a high impedance state. Chip Select (CS) When CS is high, the X76F101 is deselected and the SDA pin is at high impedance and unless an internal write operation is underway, the X76F101 will be in standby mode. CS low enables the X76F101, placing it in the active mode. Reset (RST) RST is a device reset pin. When RST is pulsed high while CS is low the X76F101 will output 32 bits of fixed data which conforms to the standard for "synchronous response to reset". CS must remain LOW and the part must not in a write cycle for the response to reset to occur. See Figure If at any time during the response to reset CS goes HIGH, the response to reset will be aborted and the part will return to the standby state. The response to reset is "mask programmable" only! DEVICE OPERATION The X76F101 memory array consists of fourteen 8-byte sectors. Read or write access to the array always begins at the first address of the sector. Read operations then can continue indefinitely. Write operations must total 8 bytes. There are two primary modes of operation for the X76F101; Protected READ and protected WRITE. Protected operations must be performed with one of two 8-byte passwords. The basic method of communication for the device is established by first enabling the device (CS LOW), generating a start condition, then transmitting a command, followed by the correct password. All parts will be shipped from the factory with all passwords equal to `0'. The user must perform ACK Polling to determine the validity of the password, before starting a data transfer (see Acknowledge Polling.) Only after the correct password is accepted and a ACK polling has been performed, can the data transfer occur. To ensure the correct communication, RST must remain LOW under all conditions except when running a "Response to Reset sequence". Data is transferred in 8-bit segments, with each transfer being followed by an ACK, generated by the receiving device. If the in a nonvolatile write cycle a "no ACK" (SDA=High) response will be issued in response to loading of the command byte. If a stop is issued prior to the nonvolatile write cycle the write operation will be terminated and the part will reset and enter into a standby mode. The basic sequence is illustrated in Figure 1. PIN NAMES Symbol


Chip Select Input Serial Data Input/Output Serial Clock Input Reset Input Supply Voltage Ground No Connect

After each transaction is completed, the X76F101 will reset and enter into a standby mode. This will also be the response if an unsuccessful attempt is made to access a protected array. Figure 1. X76F101 Device Operation LOAD COMMAND/ADDRESS BYTE A start may be issued to terminate the input of a control byte or the input data to be written. This will reset the device and leave it ready to begin a new read or write command. Because of the push/pull output, a start cannot be generated while the part is outputting data. Starts are inhibited while a write is in progress. Stop Condition All communications must be terminated by a stop condition. The stop condition is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to reset the device during a command or data input sequence and will leave the device in the standby power mode. As with starts, stops are inhibited when outputting data and while a write is in progress. Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. The X76F101 will respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write condition have been selected, the X76F101 will respond with an acknowledge after the receipt of each subsequent eight-bit word.

Device Protocol The X76F101 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as a receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X76F101 will be considered a slave in all applications.

Clock and Data Conventions Data states on the SDA line can change only during SCL LOW. SDA changes during SCL HIGH are reserved for indicating start and stop conditions. Refer to Figure 2 and Figure 3. Start Condition All commands are preceeded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The X76F101 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met.


Some Part number from the same manufacture Xicor, Inc.
X76F102 Secure Serial Flash, ISO 7816
X76F128 Secure
X76F128H-2.7 Secure Serialflash
X76F128H-27 Secure
X76F128HE-2.7 Secure Serialflash
X76F128HE-27 Secure
X76F128L-2.7 Secure Serialflash
X76F128L-27 Secure
X76F128LE-2.7 Secure Serialflash
X76F128LE-27 Secure
X76F128W-2.7 Secure Serialflash
X76F128W-27 Secure
X76F128WE-2.7 Secure Serialflash
X76F128WE-27 Secure
X76F128X-2.7 Secure Serialflash
X76F128X-27 Secure
X76F128XE-2.7 Secure Serialflash
X76F128XE-27 Secure
X76F128Y-2.7 Secure Serialflash
X76F128Y-27 Secure
X76F128YE-2.7 Secure Serialflash

X24165 : 16k 2-wire Serial EePROM (2k X 8)

X24C16-3 : 16k 2-wire Serial EePROM (2k X 8)

X25324S8I-27 : Programmable Watchdog Timer W/serial E2PROM

X25330V14-2.5 : 5mhz Spi Serial E2 Prom With Block Lock TM Protection

X4283V82.7 : Cpu Supervisor With Selectable Watchdog Timer, Adjustable Low Voltage Reset, Active Low Reset

X5329S8-2.7A : Cpu Supervisor With Adjustable Low Voltage Reset, Active High Reset

X84041 : 4k Bit MPS EePROM

X9271TBI-2.7 : Single 256 Tap, Spi, Single Supply

X9315ZP : Low Noise, Low Power, 32 Taps

0-C     D-L     M-R     S-Z