|
Details, datasheet, quote on part number:TP6508
| |
Datasheet text preview:
TOPRO
TP6508
Advanced Panel-2 Video Graphic Array
Specification
Version: 2.1 Revision: 2.02 1999/11/25
Topro Technology Incorporation
Revision History
Revision
2.02 2.1
Date .
88.04.12 88.10.13
Comment
Change for Topro version . Update SREG CE bit-3 register description .
.
Update 'Active' & 'Function' descriptions of FPVCC , FPVEE , FPBACK pins in Pin Descriptions chapter . Update "LCD Panel Power Sequencing" in Function Descriptions chapter .
ii
TP6508 Target Spec. List
Revision History ...... ii I. General Description .......... 1 II. Feature ..... 3 III. Pin Configurations ......... 5
ISA Bus Interface Connections ........ .. 5 PCI Local Bus Interface Connections ......... 6
IV. Functional Block Diagram ...... 7
System Block Diagram ....... 7 VGA Block Diagram .......... 8 True-Color Palette DAC Block Diagram .... 9 Dual Frequency Synthesizer Block Diagram ...... 10 Panel Controller Block Diagram ........ 11 Graphics Engine Diagram .......... 12 Memory Configuration Block Diagram ............ 13
V. Pin Descriptions ........ 1 5 VI. Function Descriptions ........... 2 6
Host Bus Interface .... ........ 26 Sequencer Controller (SEQC) ... 26 CRT Controller (CRTC) ............ 26 Attribute Controller (ATC) ........ 27 Graphics Controller (GFXC) ..... 27 Address Multiplexer (AMUX) .. 27 CRT FIFO (Display FIFO) ........ 28 Attribute FIFO ... 28 Write Buffer ....... 28 Dual Frequency Synthesizer ........... .. 28 True-Color Palette DAC (TDAC) ............ 29 Graphics Engine Controller (GEC) .......... 29 Command FIFO .......... 32 Hardware Cursor Controller ..... 32 PC Video Controller ......... 33 LCD Line Buffer ...... 33 Panel Controller ...... 34 Power Management Controller (P.M.C.) .......... . 39
VII. Registers ....... 4 2
IBM Standard Register ..... 42 Backward Compatible Register Description ..... 48 Extended Sequencer Register Description ......... 51 Extended CRTC Register Description ...... 64 Panel Control Register Description .......... 67 PCI Local Bus Configuration Register Description .......... 80 Graphics Engine Control Register Description .. 85
iii
|
|
