|Category||Interface and Interconnect => Line Drivers/Interfaces => Standard Line Circuits|
|Title||Standard Line Circuits|
|Description||ti TFB2002B, Futurebus+ I/o Controller|
|Company||Texas Instruments, Inc.|
|Datasheet||Download TFB2002BIPPM datasheet
Industrial Temperature Version of the TFB2002B With an Operating Range to 85°C Provides Control Logic Necessary to Operate a Data Path Unit (TFB2022A) on Futurebus+ Parallel-Protocol Support Is Fully Compliant to Futurebus+ Standard (IEEE Std 896.11991) Interfaces Easily to a Variety of Popular Microprocessors Such as SPARCTM, 88xxx, 80x86, and Alpha AXPTM
Provides Full Support for Futurebus+ Cache Commands (for Memory or I/O Modules in Shared-Memory Systems) Capable of Handling a Single Outstanding Split Transaction Parallel-Protocol-Related CSR Locations Are Provided on Chip Offers Autonomous Control for Futurebus+ and Host-Module Reads and Writesdescription
The TFB2002BI I/O controller (IOC) is a member of the Texas Instruments Futurebus+ (FB+) chip set. This chip set provides a highly integrated approach to the Futurebus+ interface that reduces new-product design time, allows more functionality per circuit board, improves overall interface reliability, and reduces end-user down time through built-in test capabilities. The Futurebus+ chip set is capable of supporting or 64-bit data widths in any combination on both the host-bus interface (HIF) and Futurebus+. The address width is programmable be 32 bits or 36 bits (with either data width). The TFB2002BI contains the control logic necessary to translate Futurebus+ transactions into host bus transactions and vice versa. It contains a high-speed Futurebus+ handshake controller, a synchronous host bus controller, and reset-type determination logic. When combined with a TFB2022A Futurebus+ data path unit (DPU), the TFB2002BI provides a complete 64-bit-wide interface to the Futurebus+. The TFB2002BI provides the necessary control logic for the data path unit to provide a complete interface to the Futurebus+ for a Profile-B-compliant module. It may also be used on I/O or memory modules in a cache-coherent system. The TFB2002BI is offered a 208-pin plastic quad flat package (PPM). The TFB2002BI is characterized for operation over the industrial temperature range to 85°C.
NOTE: To maintain consistency with the notation used in the Futurebus+ standard (IEEE Std 11991), an active-low signal is denoted herein by use of the trailing asterisk on the signal name. SPARC is a trademark of Sun Microsystems, Inc. Alpha AXP is a trademark of Digital Equipment Corporation.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
TSIZE1 TSIZE0 HSTRB* Vcc HMODE1 HMODE0 GND HADEC2 HADEC1 Vcc HADEC0 HAS* HIP* GND DMAMODE DATAAV* SPACEAV* Vcc NEWADDR* TR/W* DL1 GND DSACK1* DSACK0* Vcc FADEC2 FADEC1 GND FMODE2 FMODE1 Vcc FMODE0 FRD* FSTRB GND FACK SELECTED* BSTRDY* Vcc ADRCV ADDRV* GND STO7 STI7 GND STO6 STI6 POST OFFICE BOX 655303
TERMINAL NAME BSTAT< 1:0 NO. 206 207 I/O FROM/TO Host interface Host-interface status: LH LL I/O I I/O Host interface Host interface Host interface Normal Reserved Bus error Backoff/retry B k ff/ t DESCRIPTION
Burst ready Clock input. CLK is the processor clock for synchronous transactions on the host side. to 25 MHz is recommended. Host-interface data length: HH 64 bytes y 32 bytes 16 bytes 8 bytes b t Burst mode (TBST* = low): HL HH speed, 32-bit capable Low s eed, 32 bit burst ca able g speed, , 32-bit burst capable High Low speed, 64-bit burst capable High speed, 64-bit burst capable
Data acknowledge: Single mode (TBST* = high): HL HH Complete Com lete cycle, data bus port 32 Reserved Insert wait stateDW64* HAS* HBG* HBGACK* HBR* HDS* HIP* IGNORE*
Host interface Host interface Host interface Host interface Host interface Host interface Host interface Host interface
Host-interface data width of 64 (burst mode only) Host-interface address strobe Host-interface grant input Host-interface grant acknowledge Host-interface request output Host-interface data strobe Host-interface transaction in progress Ignore the current host transaction input. IGNORE* is supplied by the hostmemory decoder when an access to private memory occurs. IGNORE* is optional and should be tied high it is not used. Host interrupt output. When an enabled interrupt condition occurs, INT* is driven low. Interrupts are cleared by writing a one to the appropriate bit in the interrupt register. The interrupt goes high during the write cycle to the interrupt register even if another interrupt is pending. Also used from FB+ 2:0 > lines to a mastered HIF locked operation. These terminals are used as inputs when the IOC is a host-interface slave/FB+ master. Host cycle is locked (indivisible) Locked-command bits passed from the host interface to FB+ or from FB+ to the host interface via the 2:0 > lines during a mastered FB+ data phase in a locked operation. Also used from FB+ 2:0 > lines to a mastered HIF locked operation. These terminals are used as inputs when the IOC is a host interface slave/FB+ master.
|Related products with the same datasheet|
|Some Part number from the same manufacture Texas Instruments, Inc.|
|TFB2002BMHFHB ti TFB2002B, Futurebus+ I/o Controller|
|TFB2010 Futurebus+ Arbitration Bus Controller|
|TFB2010MHSB ti TFB2010, Futurebus+ Arbitration Bus Controller|
|TFB2022AI Futurebus+ Data Path Unit|
|TFB2022AMFP ti TFB2022A, Futurebus+ Data Path Unit|
|TFP101 ti Panelbus(tm) Digital Receiver|
|TFP101APZP ti TFP101A, Panelbus Dvi Receiver 86MHz, HSYNC Fix|
|TFP101PZP ti TFP101, Panelbus Dvi Receiver 86MHz|
|TFP201 ti Panelbus(tm) Digital Receiver|
|TFP201APZP ti TFP201A, Panelbus Dvi Receiver 112MHz, HSYNC Fix|
|TFP201PZP ti TFP201, Panelbus Dvi Receiver 112MHz|
|TFP401 ti Panelbus(tm) Digital Receiver|
|TFP401APZP ti TFP401A, Panelbus Dvi Receiver 165MHz, HSYNC Fix|
|TFP401PZP ti TFP401, Panelbus Dvi Receiver 165MHz|
|TFP403PZP ti TFP403, Panelbus Dvi Receiver|
|TFP410 Panelbus Dvi Transmitter 165MHz|
|TFP410PAP ti TFP410, Panelbus Dvi Transmitter 165MHz|
ADS1217IPFBR : 8-Channel, 24-Bit Analog-to-digital Converter
CD4516BF3A : ti CD4516B, CMOS Presettable Binary Up/down Counter
DSP102JP-1 : ti DSP102, DSP-compatible Sampling Single/dual Analog-to-digital Converters
JM38510/33203BRA : Inverting Buffers and Drivers ti SN54F244, Octal Buffers/drivers With 3-State Outputs
SN74ALS273NSR : D-Type Flip-Flops ti SN74ALS273, Octal D-type Positive-edge-triggered Flip-flops With Clear
TLC7226EDW : Quadruple 8-bit Digital-to-analog Converters
TLV5619CDW : ti TLV5619, 12-Bit, Single Channel DAC, Parallel, Voltage Out, Low Power, Asynchronous Update
TPS76030 : Low-power 50-ma Low-dropout Linear Regulators
BQ24050DSQR : 800mA, Single-Input, Single Cell Li-Ion Battery Charger With Auto Start. Vovp=6.6V The bq2404x series of devices are highly integrated Li-ion linear chargers devices targeted at space-limited portable applications. The devices operate from either a USB port or AC adapter. The high input voltage ran
MC34063ADR : Pmic - Voltage Regulator - Dc Dc Switching Regulator Integrated Circuit (ics) Step-Down (Buck), Step-Up (Boost), Inverting 1.5A 1.55 V ~ 40 V; IC MULTI CONFIG ADJ 1.5A 8SOIC Specifications: Type: Step-Down (Buck), Step-Up (Boost), Inverting ; Output Type: Adjustable ; PWM Type: - ; Synchronous Rectifier: No ; Number of Outputs: 1 ; Voltage - Output: 1.55 V ~ 40 V ; Current - Output: 1.5A ; Frequency - Switching: 100kHz ; Voltage - Input: 3 V ~ 40 V ; Lead Free Status: L
TL1963AQKTTRQ1 : Pmic - Voltage Regulator - Linear (ldo) Integrated Circuit (ics); IC REG LDO ADJ 1.5A LN TO263-5 Specifications: Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant
TUSB211RWBR : IC USB HUB I/O CONTROL 12X2QFN Specifications: Family: Interface - Specialized ; Series: - ; Packaging : Cut Tape (CT) ; Applications: Signal Processing ; Interface: USB ; Voltage - Supply: 3.3V ; Package / Case: 12-XFQFN ; Supplier Device Package: 12-X2QFN (1.6x1.6) ; Mounting Type: Surface Mount ; Online
21154AA : PCI-to-PCI Bridge. 21154 Pci-to-pci Bridge. Complies fully with the PCI Local Bus , Revision 2.1 Complies fully with the PCI Power Management , Revision 1.01 Supports 64-bit extension signals on the primary and secondary interfaces Implements delayed transactions for all PCI configuration, I/O, and memory read commandsup to three transactions simultaneously in each direction Allows 152 bytes.
ARX4407-001-2 : Arx4404 & 4407 Transceivers For MacaIR A3818, A5690, A5232, A4905 & Mil-std-1553.
DS90LV027 : Line Drivers, Receivers and Transceivers. DS90LV027 - LVDS Dual High Speed Differential Driver, Package: Soic Narrow, Pin Nb=8.
E8870IO : Intel E8870IO Server I/o Hub (SIOH).
EDGEPORT/422 : Usb to 4 Port Rs-422 Converter. Please contact Technical Support for more information. Overview Model is an intelligent, stackable expansion module that connects PC or server via the Universal Serial Bus (USB) port, providing four high-speed RS-422 serial ports. It easy connectivity for modems, printers, point-of-sale, and industrial control devices that utilize a standard serial.
FB2012A : Futurebus+ Central Arbitration Controller. The FB2012A is the central arbitration controller for the Futurebus+ product family. When a module needs to send data to or obtain data from another module, it must first gain tenure of the bus. The FB2012A controls or arbitrates tenure of the bus to one module at a time. The FB2012A includes BTL drivers and receivers for signals that use the Futurebus+.
IL422-3V : Bus Transceivers. ISOlated 3Volt RS422/RS485 Interface. 3.3 V Input Supply Compatible 2500 VRMS Isolation (1 min) 25 ns Propagation Delay 25 MBaud Data Rate 1 ns Pulse Skew (typ) ±60 mA Driver Output Capability Thermal Shutdown Protection Meets or Exceeds EIA 422-B, EIA 485-A and to +85°C Temperature Range 16 Pin SOIC Package PROFIBUS International Component Recognition UL 1577 Approval Pending IEC 61010-1.
ISP1130DL : Universal Serial Bus Compound Hub With Integrated Keyboard Controller.
M66010 : 24-bit I/o Expander. M66010 Semiconductor Integrated Circuit inputs 24-bit data in series and outputs it in parallel and vice versa, using shift register function. Equipped with 2 independent shift registers, one for serial-toparallel, the other for parallel-to-serial, this IC is able to read serial input data into a shift register while converting data from parallel to serial.
MAX1487 : Low-Power, Slew-rate-limited RS-485/RS-422 Transceivers. The MAX485, MAX487MAX491, and MAX1487 are low-power transceivers for RS-485 and RS422 communication. Each part contains one driver and one receiver. The MAX487, MAX488, and MAX489 feature reduced slew-rate drivers that minimize EMI and reduce reflections caused by improperly terminated cables, thus allowing error-free data transmission to 250kbps.
NJU6463 : 16-charactor 3-line Dot Matrix LCD Controller Driver.
SN65LBC170 : . D Signaling Rates to 30 Mbps D Low Power and High Speed D Designed for TIA/EIA-485, TIA/EIA-422, ISO 8482, and ANSI X3.277 (HVD SCSI Fast20) Applications Common-Mode Bus Voltage Range 12 V ESD Protection on Bus Terminals Exceeds 12 kV Driver Output Current ±60 mA Thermal Shutdown Protection Driver Positive and Negative Current Limiting Power-Up, Power-Down.
SN75ALS123D : Non-Standard Line Circuits. ti SN75ALS123, Dual Line Driver. Meets IBM 360 Input Interface s Permits Digital Data Transmission Over Coaxial Cable, Strip Line, or Twisted Pair TTL Compatible With 5-V Supply 3.11-V Output at IOH 59.3 mA Uncommitted Emitter-Follower Output Structure for Party-Line Operation IMPACTTM Low-Power Schottky Technology Improved Replacement for the SN75123 and Signetics 8T13 Glitchless.
SP507 : Multi-protocol Transceivers. No. Of TX = 7 ;; No. Of RX = 7 ;; Data Rate (Mbps) = 20 ;; Supply Voltage (V) = 5 ;; Typ. Icc Current (mA) = 65(V.28) ;; Int. Chrg. Pump = Yes ;; Supported Protocols = RS232/RS422, RS449 EIA530, EIA530A V.10, V.11, V.28, V.35 X.21 ;; Tri-state Ability Dte/dce = 4Tx/4Rx ;; = ;; Esd (HBM) = 2KV ;; Package = 80 Pin MQFP.
UC3517 : Stepper Motor Drive Circuit. The UC3517 contains four NPN drivers that operate in two-phase fashion for full-step and half-step motor control. The UC3517 Continuous Drive Capability 350mA per Phase also contains two emitter followers, two monostables, phase decoder logic, power-on reset, and low-voltage protection, making it Contains all Required Logic for Full and Half Stepping.
UDN2962 : . Using PWM to minimize power dissipation and maximize load efficiency, the UDN2962W dual driver is recommended for impact printer solenoids and stepper motors. It is comprised of two source/ sink driver pairs rated for continuous operation A. It can be connected to drive two independent loads or a single load in the fullbridge configuration. Both drivers.
VIAVT8601APOLLOPROMEDIA : System Controllers. 66 /100 /133 MHZ Single-chip Slot-1 /socket-370 Pci North Bridge, With Integrated Agp 2d /3d Graphics Accelerator And Advanced Memory Controller Supporting Pc100 /pc133 And VCM Sdram For Desktop PC Systems.
MAX9242 : 21-Bit Deserializers with Programmable Spread Spectrum and DC Balance The MAX9242/MAX9244/MAX9246 deserialize three LVDS serial-data inputs into 21 single-ended LVCMOS/ LVTTL outputs. A separate parallel-rate LVDS clock provides the timing for deserialization. The MAX9242/MAX9244/MAX9246 feature spread-spectrum capability, allowing the output data and clock.
SN65HVD1781 : 70-V Fault-Protected RS-485 Transceivers his device is designed to survive overvoltage faults such as direct shorts to power supplies, mis-wiring faults, connector failures, cable crushes, and tool mis-applications. The internal current-limit circuits allow fault survivability without causing the high bus currents that otherwise might damage external.