|
Details, datasheet, quote on part number:M27C2001-90C1
| |
Datasheet text preview:
M27C2001
2 Megabit (256K x 8) UV EPROM and OTP ROM
VERY FAST ACCESS TIME: 70ns COMPATIBLE with HIGH SPEED MICROPROCESSORS, ZERO WAIT STATE LOW POWER "CMOS" CONSUMPTION: Active Current 30mA Standby Current 100µA PROGRAMMING VOLTAGE: 12.75V ELECTRONIC SIGNATURE for AUTOMATED PROGRAMMING PROGRAMMING TIMES of AROUND 24sec. (PRESTO II ALGORITHM)
28
1
FDIP32W (F)
LCCC32W (L)
DESCRIPTION The M27C2001 is a high speed 2 Megabit UV erasable and programmable memory (EPROM) ideally suited for microprocessor systems requiring large programs. It is organised as 262,144 by 8 bits. The 32 pin Window Ceramic Frit-Seal Dual-in-Line and Leadless Chip Carrier packages have transparent lids which allow the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure. For applications where the content is programmed only one time and erasure is not required, the M27C2001 is offered in both Plastic Leade d Chip Carrier and Plastic Thin Small Outline packages.
PLCC32 (C) TSOP32 (N) 8 x 20mm
Figure 1. Logic Diagram
VCC
VPP
18 A0-A17
8 Q0-Q7
Table 1. Signal Names
P
A0 - A17 Q0 - Q7 E G P VPP VCC VSS Address Inputs Data Outputs Chip Enable Output Enable Program Program Supply Supply Voltage Ground
M27C2001
E G
VSS
AI00716B
March 1995
1/14
M27C2001
Figure 2A. DIP Pin Connections Figure 2B. LCC Pin Connections
VPP A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 Q0 Q1 Q2 VSS
1 2 3 4 5 6 7 8 M27C2001 9 10 11 12 13 14 15 16
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
VCC P A17 A14 A13 A8 A9 A11 G A10 E Q7 Q6 Q5 Q4 Q3
A7 A6 A5 A4 A3 A2 A1 A0 Q0
A 12 A 15 A 16 V PP V CC P A 17 1 32 A14 A13 A8 A9 A11 G A10 E Q7 9 M27C2001 25 17 V SS Q3 Q4 Q5 Q6
AI00718
AI00717
Figure 2C. TSOP Pin Connections
DEVICE OPERATION The modes of operations of the M27C2001 are listed in the Operating Modes table. A single 5V power supply is required in the read mode. All inputs are TTL levels except for Vpp and 12V on A9 for Electronic Signature. Read Mode The M27C2001 has two control functions, both of which must b e logically active in order to obtain data a t the outputs. Chip Enable (E) is the power control and should be used for device selection. Output Enable (G) is the output control and should be used to gate data to the output pins, independent of de vice selection. Assuming that the addresses are stable, the address access time (tAVQV) is equal to the delay from E to output (tELQV). Data is available at the output after a delay of tGLQV from the falling edge of G, assuming that E has been low and the addresses have been stable for at least tAVQV-tGLQV. Standby Mode The M27C2001 has a standby mode which reduces the active current from 30mA to 100µA. The M27C2001 is placed in the standby mode by applying a CMOS high signal to the E input. When in the standby mode, the outputs are in a high impedance state, independent of the G input.
A11 A9 A8 A13 A14 A17 P VCC VPP A16 A15 A12 A7 A6 A5 A4
1
32
8 9
M27C2001 (Normal)
25 24
16
17
AI01153B
G A10 E Q7 Q6 Q5 Q4 Q3 VSS Q2 Q1 Q0 A0 A1 A2 A3
2/14
Q1 Q2
M27C2001
Table 2. Absolute Maximum Ratings (1)
Symbo l TA TBIAS TSTG VIO
(2)
Parameter Ambient Operating Temperature Temperature Under Bias Storage Temperature Input or Outp ut Voltages (except A9) Supply Voltage A9 Voltage Program Supply Voltage
Value 40 to 125 50 to 125 65 to 150 2 to 7 2 to 7 2 to 13.5 2 to 14
Unit °C °C °C V V V V
VCC VA9
(2)
VPP
Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents. 2. Minimum DC voltage on Input or Output is 0.5V with possible undershoot to 2.0V for a period less than 20ns. Maximum DC voltage on Output is VCC +0.5V with possible overshoot to VCC +2V for a period less than 20ns.
Table 3. Operating Modes
Mode Read Output Disable Program Verify Program Inhibit Standby Electronic Signature
Note: X = VIH or VIL, VID = 12V ± 0.5V
E VI L VI L VI L VI L VIH VIH VI L
G VIL VI H VI H VIL X X VIL
P X X VIL Pulse VIH X X VIH
A9 X X X X X X VID
VPP VCC or VSS VCC or VSS VPP VPP VPP VCC or VSS VC C
Q0 - Q7 Data Out Hi-Z Data In Data Out Hi-Z Hi-Z Codes
Table 4. Electronic Signature
Identifier Manufacturer's Code Device Code A0 VIL VIH Q7 0 0 Q6 0 1 Q5 1 1 Q4 0 0 Q3 0 0 Q2 0 0 Q1 0 0 Q0 0 1 Hex Data 20h 61h
Two Line Output Control Because EPROMs are usually used in larger memory arrays, this product fea tures a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows: a. the lowest possible memory power dissipation, b. complete assurance that output bus contentio n will not occur.
For the most efficient use of these two control lines, E should be decoded and used as the primary device selecting function, while G should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.
3/14
|
|
