|Category||Multimedia => Video => Processors => Sync/Deflection|
|Description||TDA8366; I²C-bus Controlled Pal/ntsc TV Processor|
|Company||Philips Semiconductors (Acquired by NXP)|
|Datasheet||Download TDA8366 datasheet
Objective specification File under Integrated Circuits, IC02 January 1995
FEATURES Multistandard vision IF circuit (positive and negative modulation) Video identification circuit in the IF circuit which is independent of the synchronization for stable On Screen Display (OSD) under `no-signal' conditions Source selection with 2 Colour Video Blanking Synchronization (CVBS) inputs and a Y/C (or extra CVBS) input Output signals of the video switch circuit for the teletext decoder and a Picture-In-Picture (PIP) processor Integrated chrominance trap and bandpass filters (automatically calibrated) Integrated luminance delay line Asymmetrical peaking in the luminance channel with a (defeatable) noise coring function PAL/NTSC colour decoder with automatic search system Easy interfacing with the TDA8395 (SECAM decoder) for multistandard applications RGB control circuit with black-current stabilization and white point adjustment; to obtain a good grey scale tracking the black-current ratio of the 3 guns depends on the white point adjustment Linear RGB inputs and fast blanking Horizontal synchronization with two control loops and alignment-free horizontal oscillator Vertical count-down circuit Geometry correction by means of modulation of the vertical and EW drive I2C-bus control of various functions Low dissipation (850 mW) Small amount of peripheral components compared with competition ICs Only one adjustment (vision IF demodulator) Y, U and V inputs and outputs. GENERAL DESCRIPTION
The an I2C-bus controlled PAL/NTSC TV processor. The circuit has been designed for use with the baseband chrominance delay line TDA4665 and for DC-coupled vertical and East-West (EW) output stages. The device can process both CVBS and Y/C input signals and has a linear RGB-input with fast blanking. The peaking circuit generates asymmetrical overshoots (the amplitude of the `black' overshoots is approximately 2 times higher as the one of the `white' overshoots) and contains a (defeatable) coring function. The RGB control circuit contains a black-current stabilizer circuit with internal clamp capacitors. The white point of the picture tube is adjusted via the I2C-bus. The deflection control circuit provides a drive pulse for the horizontal output stage, a differential sawtooth current for the vertical output stage and an East-West drive current for the East-West output stage.These signals can be manipulated for geometry correction of the picture. The supply voltage for the 8 V. The IC is available in an SDIP package with 52 pins and in a QFP package with 64 pins (see Chapter "Ordering information"). The pin numbers indicated in this document are referenced to the SDIP52; SOT247-1 package; unless otherwise indicated.
ORDERING INFORMATION PACKAGE TYPE NUMBER NAME TDA8366 TDA8366H Note SDIP52 QFP64(1) DESCRIPTION plastic shrink dual in-line package; 52 leads (600 mil) plastic quad flat package; 64 leads (lead length 1.95 mm); body mm
1. When using IR reflow soldering it is recommended that the Drypack instructions in the "Quality Reference Handbook" (order number 510 63011) are followed. QUICK REFERENCE DATA SYMBOL Supply VP IP Input voltages V8(p-p) V21,22,23(p-p) Output signals Vo(p-p) I44,45 I43 demodulated CVBS output (peak-to-peak value) tuner AGC output current range TXT output voltage (peak-to-peak value) PIP output voltage (peak-to-peak value) -(R-Y) output voltage (peak-to-peak value) -(B-Y) output voltage (peak-to-peak value) Y output voltage RGB output signal amplitudes (peak-to-peak value) horizontal output current vertical output current EW drive output current V mA video IF amplifier sensitivity (RMS value) external CVBS input (peak-to-peak value) S-VHS luminance input voltage (peak-to-peak value) S-VHS chroma input voltage (burst amplitude) (peak-to-peak value) RGB inputs (peak-to-peak value) µV supply voltage supply current V mA PARAMETER MIN. TYP. MAX. UNIT
|Related products with the same datasheet|
|Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)|
|TDA8366/N3 TDA8366; I²C-bus Controlled Pal/ntsc TV Processor|
|TDA836x Integrated Pal And Pal/ntsc TV Processors|
|TDA837 TDA837x Family; I²C-bus Controlled Economy Pal/ntsc And NTSC Tv-processors|
|TDA8370 Synchronization Processor For Television Receivers|
|TDA8373 TDA837x Family; I²C-bus Controlled Economy Pal/ntsc And NTSC Tv-processors|
|TDA8374/N3 i 2 C-bus Controlled Pal/ntsc TV Processor|
|TDA8374/N3 TDA837x Family; I²C-bus Controlled Economy Pal/ntsc And NTSC Tv-processors|
|TDA8374A/N3 i 2 C-bus Controlled Pal/ntsc TV Processor|
|TDA8374A/N3 TDA837x Family; I²C-bus Controlled Economy Pal/ntsc And NTSC Tv-processors|
|TDA8376 TDA8376; TDA8376A; I²C-bus Controlled Pal/ntsc TV Processors|
|TDA8377 TDA837x Family; I²C-bus Controlled Economy Pal/ntsc And NTSC Tv-processors|
|TDA837XFamily I*2c-bus Controlled Economy Pal/ntsc And NTSC Tv-processors|
|TDA837xH TDA837x Family; I²C-bus Controlled Economy Pal/ntsc And NTSC Tv-processors|
|TDA8380A TDA8380A; Control Circuit For Switched Mode Power Supplies|
|TDA8385 Control Circuit For a Self-oscillating Power Supply (SOPS)|
|TDA8395 TDA8360; TDA8361; TDA8362; Integrated Pal And Pal/ntsc TV Processors|
|TDA8415 TDA8415; TV And VTR Stereo/dual Sound Processor With Integrated Filters And I²C-bus Control|
|TDA8417 TDA8417; TV And VTR Stereo/dual Sound Processor With Integrated Filters And I²C-bus Control|
|TDA8421 TDA8421; Hi-fi Stereo Audio Processor; I²C Bus|
74LV08PW : 74LV08; Quad 2-input And Gate;; Package: SOT108-1 (SO14), SOT27-1 (DIP14), SOT337-1 (SSOP14), SOT402-1 (TSSOP14)
74LVT86 : 74LVT86; 3.3V Quad 2-input Exclusive-OR GATE;; Package: SOT108-1 (SO14), SOT337-1 (SSOP14), SOT402-1 (TSSOP14)
BT136SSERIESD : Triacs Logic Level
BU4530AX : Switching BU4530AX; Silicon Diffused Power Transistor
NE558 : NE558; Quad Timer
PCF8576CU/2/F1 : LCD segment drivers PCF8576C; Universal LCD Driver For Low Multiplex Rates;; Package: SOT190-1 (VSO56), SOT314-2 (LQFP64), Uncased Die
PMEG2015EA : PMEG2015EA; Low VF (MEGA) Schottky Barrier Diode
SA8877-36 : SA8877-XX; Very Low Noise, Low Dropout, 150 ma Linear Regulator
74VHC08PW : Quad 2-input AND Gate The 74VHC08; 74VHCT08 are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard JESD7-A. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.
BC857CT : PNP General Purpose Transistors PNP transistor in an SC-75 (SOT416) plastic package. NPN complements: BC846T; BC847T series.
CR7929 : Triple Video Driver Hybrid Amplifier. Transition times to 90%) with 45 V (p-p) swing and = 10 pF: rise time (typ.) ns fall time (typ.) 1.9 ns Small 11-pin package Design optimized for excellent smearing performance Gold metallization for highest reliability. APPLICATIONS Top-end colour cathode-ray tube (CRT) monitors with pixel frequencies to 300 MHz. PINNING PIN input 1 ground output.
CXA2647N : CD Signal Processor. RF Signal Processor For CD Players. The an RF signal processing IC for compact disc players. RF signal processor supporting 6× speed CD RF system VCA circuit RF system equalizer Supports pickups with built-in RF summing amplifier Low current consumption mode (RF off mode) ROM/RW switching mode Center error amplifier Output DC level shift circuit TE balance adjustment function Functions.
DVxpert6110 : . DVxpertTM 6110 Single-Chip Encoder MPEG Encoding for Professional Video Broadcast and Video Contribution/Distribution DIGITAL VIDEO BROADCAST M P E G - 2 is the compression format that earns wide acceptance in the digital v i d e o broadcast environment. This is due to its interframe encoding capability, which e n a b l e s high compression, significantly.
EM19101 : 8-bit 5 MSPS A/D Converter ( CMOS ). 8-BIT 5 MSPS A/D CONVERTER (CMOS) MSPS A/D CONVERTER (CMOS) a 8-bit CMOS A/D converter for scanner use. The adoption a 2-step parallel system achieves low consumption at a maximum conversion speed of 7 MSPS. 7MSPS maximum conversion speed Build-in sampling and hold circuit Internal self-bias reference voltage 45 mW very low power dissipation 5MSPS +5V single.
HI5766EVAL1 : 10-bit, 60 MSPS A/D Converter. The is a monolithic, 10-bit, analog-to-digital converter fabricated in a CMOS process. It is designed for high speed applications where wide bandwidth and low power consumption are essential. Its 60 MSPS speed is made possible by a fully differential pipelined architecture with an internal sample and hold. The HI5766 has excellent dynamic performance.
M61323FP : Video Switches.
MN35502 : CD. Package =. The is a CMOS digital-to-analog converter designed especially for PCM digital audio equipment. It a built-in digital filter with 16/20-bit input. It uses pulse edge modulation (PEM) and JVC advanced noise shaping (VANS) to yield the high resolution and low distortion ratio equivalent to those of 20-bit systems covering the range between 0 and 20 kHz.
NJM2703 : Sound Enhancement Audio Processor. 3D Surround Audio Processor For Headphone.
ST92185 : CRT & LCD Monitors. 16K/24K/32K ROM Hcmos MCU With On-screen-display. Register File based 8/16 bit Core Architecture with RUN, WFI, SLOW and HALT modes to +70°C operating temperature range to 24 MHz. operation @ 5V±10% Min. instruction cycle time: at 24 MHz. or 32 Kbytes ROM 256 bytes RAM of Register file (accumulators or index registers) 256 bytes of on-chip static RAM 2 Kbytes of TDSRAM (Display Storage RAM) 28 fully.
STV9306 : TV & VCR. Bus Controlled Vertical Deflection System With East/west Correction Output Circuit.
TDA7319 : 3 Band Digital Controlled Audio Processor. ONE STEREO INPUT ONE STEREO OUTPUT TWO INDEPENDENT VOLUME CONTROL IN 1.0dB STEPS TREBLE, MIDDLE AND BASS CONTROL IN 1.0dB STEPS ALL FUNCTIONS PROGRAMMABLE VIA SERIAL I2 CBUS The is a volume and tone (bass , middle and treble) processor for quality audio application in car radio and Hi-Fi system. Control is accomplished by serial I2C bus microprocessor.
TDA9160 : NTSC. TDA9160; Pal/ntsc/secam Decoder/sync Processor. Preliminary File under Integrated Circuits, IC02 December 1991 Multistandard PAL, NTSC and SECAM I2C-bus controlled I2C-bus addresses can be selected by hardware Alignment free Few external components Designed for use with baseband delay lines Integrated video filters Horizontal and vertical drive output East-West correction drive output Two CVBS inputs.
TPA3008D2 : 10-W Stereo Class-d Audio Power Amp. 10-W/Ch Into an 16- Load From a 17-V Supply to 92% Efficient, Class-D Operation Eliminates Need For Heatsinks to 18-V Single-Supply Operation Four Selectable, Fixed Gain Settings Differential Inputs Minimizes Common-Mode Noise Space-Saving, Thermally Enhanced PowerPADTM Packaging Thermal and Short-Circuit Protection With Auto Recovery Option Pinout.
UPC1228 : Low Noise Dual Preamplifier.
MAX9788 : 14VP-P, Class G Ceramic Speaker Driver The MAX9788 a mono Class G power amplifier with an integrated inverting charge-pump power supply specifically designed to drive the high capacitance of a ceramic loudspeaker. The charge pump can supply greater than 700mA of peak output current at 5.5VDC, guaranteeing an output of 14VP-P. The MAX9788 maximizes battery.
ADA4424-6 : 6-Channel SD/ED/HD Video Filter With Charge Pump The ADA4424-6 is a high performance video reconstruction filter specifically designed for consumer applications. It consists of a standard definition (SD) section with two fifth-order Butterworth filters, and a high definition (HD) section with three fifth-order filters. The SD section contains an internal.