|Category||Communication => Freq/Signal Converters/Generators|
|Description||TDA8303; TDA8303A; Small Signal Combination ic For Black/white TV|
|Company||Philips Semiconductors (Acquired by NXP)|
|Datasheet||Download TDA8303 datasheet
Preliminary specification File under Integrated Circuits, IC02 July 1992
FEATURES Video IF amplifier with synchronous demodulator Automatic gain control (AGC) detector suitable for negative modulation AGC tuner Automatic frequency control (AFC) circuit with sample-and-hold Video preamplifier Sound IF amplifier and demodulator DC volume control or separate supply for starting the horizontal oscillator Audio preamplifier Horizontal synchronization circuit with two control loops Vertical synchronization (divider system) and sawtooth generation with automatic amplitude adjustment for 50 and 60 Hz Transmitter identification (mute) GENERAL DESCRIPTION The TDA8303/TDA8303A combines all small signal functions (except the tuner) which are required for a monochrome television receiver. For a complete black and white receiver only the output stages for video, sound, horizontal and vertical deflection and a tuner have to be added. The TDA8303 is for applications with npn tuners and the TDA8303A for pnp tuners. FUNCTIONAL DESCRIPTION Video IF amplifier, demodulator and video amplifier Each of the three AC-coupled IF stages permits the omission of DC feedback and possesses a control range in excess of 20 dB. An additional advantage is the symmetry of the amplifier which results in a less critical application. ORDERING INFORMATION EXTENDED TYPE NUMBER TDA8303 TDA8303A Note SOT117-1; 1996 December 3. July 1992 2 PACKAGE PINS 28 PIN POSITION DIL MATERIAL plastic
The IF amplifier is followed by a passive synchronous demodulator providing a regenerated carrier signal. This is limited by a logarithmic limiter circuit prior to its application to the demodulator. The limiter has a very low differential phase shift which results in good differential gain and phase figures. The video amplifier also contains a white spot inverter and a noise clamp which limits interference pulses to a point below the peak sync level. This circuit is more effective than a noise inverter and results in an improved picture stability, with respect to interference. AFC-circuit The reference signal for the AFC circuit is obtained from the demodulator tuned circuit. In this way only one tuned circuit needs to be applied and only one adjustment has to be carried out. The disadvantage with this method is that the frequency spectrum of the signal fed to the detector is determined by the SAW filter characteristic. This spectrum is asymmetrical with respect to the picture carrier so that the AFC output voltage is dependent on the video signal. To overcome this video frequency dependency of the AFC output, the demodulator output is followed by a sample-and-hold circuit which samples during the sync level of the signal. This means that only the carrier signal is available to the AFC and it will not be affected by the video information. At very weak input signals the drive signal of the AFC circuit will contain substantial noise. This noise has an asymmetrical frequency spectrum causing an offset in the AFC output voltage. This effect can be minimized by applying a notch in the demodulator tuned circuit. The sample-and-hold circuit is followed by an amplifier with high output impedance, therefore the steepness of the of the AFC control voltage is dependent on the load impedance.
QUICK REFERENCE DATA SYMBOL Supply VP IP Istart Video V8-9(RMS) G8-9 S/N V18(p-p) Sound V12(RMS) AMS THD Sync I27 V22 required sync pulse amplitude required input current during flyback pulse coincidence detector output voltage in synchronized condition in no signal condition V22 V22(p-p) vertical feedback for DC voltage vertical feedback for AC voltage (peak-to-peak value) note AF output signal (RMS value) AM suppression total harmonic distortion note mV IF sensitivity (RMS value) IF gain control range signal-to-noise ratio AFC output voltage swing (peak-to-peak value) input signal at 38.9 MHz; note positive supply voltage (pin 7) supply current (pin 7) start current (pin 11) note PARAMETER CONDITIONS MIN.
Notes to the quick reference data 1. Pin 11 has a double function. When during switch-on a current mA is supplied to this pin, it is used to start the horizontal oscillator. The main supply can then be obtained from the horizontal deflection stage. When no current is supplied to this pin it can be used as a volume control. 2. On set AGC. 3. The output signal is measured = 7.5 kHz and maximum volume control. 4. The minimum value is obtained by connecting 1.8 k resistor and 470 nF capacitor in series between the video output and pin 25. The slicing level can be varied by changing the value of this resistor (higher resistance value results in a larger value of the minimum sync pulse amplitude). The slicing level is independent of the video information.
|Related products with the same datasheet|
|Some Part number from the same manufacture Philips Semiconductors (Acquired by NXP)|
|TDA8303/N1 TDA8303; TDA8303A; Small Signal Combination ic For Black/white TV|
|TDA8305A Small Signal Combination ic For Colour TV|
|TDA8310 TDA8310; Pal/ntsc Colour Processor For Pip Applications|
|TDA8310A TDA8310A; Pal/ntsc Colour Processor For Pip Applications;; Package: SOT247-1 (SDIP52)|
|TDA8315T TDA8315T; Integrated NTSC Decoder And SYNC Processor|
|TDA8340 Television if Amplifier And Demodulato (tuner Agc Output For N-p-n Tuners)|
|TDA83401 Television if Amplifier And Demodulator|
|TDA8341 Television if Amplifier And Demodulato (tuner Agc Output For N-p-n Tuners)|
|TDA8349A Multistandard if Amplifier And Demodulator|
|TDA8350 TDA8350Q; Dc-coupled Vertical Deflection And East-west Output Circuit;; Package: SOT141-6 (DBS13P)|
|TDA8351 TDA8351; Dc-coupled Vertical Deflection Circuit;; Package: SOT131-2 (SIL9P)|
|TDA8351A Dc-coupled Vertical Deflection Output|
|TDA8351AQ Dc-coupled Vertical Deflection Output Circuit|
|TDA8354Q TDA8354Q; Full Bridge Current Driven Vertical Deflection Output Circuit in Lvdmos|
|TDA8356 TDA8356; Dc-coupled Vertical Deflection Circuit;; Package: SOT131-2 (SIL9P)|
|TDA8357J TDA8357J; Full Bridge Vertical Deflection Output Circuit in Lvdmos|
|TDA8358 TDA8358J; Full Bridge Vertical Deflection Output Circuit in Lvdmos With East-west Amplifier;; Package: SOT141-6 (DBS13P)|
|TDA8359J TDA8359J; Full Bridge Vertical Deflection Output Circuit in Lvdmos|
|TDA8360 TDA8360; TDA8361; TDA8362; Integrated Pal And Pal/ntsc TV Processors|
|TDA8366 TDA8366; I²C-bus Controlled Pal/ntsc TV Processor|
DS2196 : T/E Carrier and Packetized Products. T1 Dual Framer Liu. The DS2196 T1 dual framer LIU is designed for T1 transmission equipment. The DS2196 combines dual optimized framers together with a LIU. This combination allows the users to extract and insert facility data-link (FDL) messages in the receive and transmit paths, collect line performance data, and perform basic channel conditioning and maintenance. The DS2196.
FX623 : Call Progress Tone Decoder. Measures Call Progress Tone Frequencies [`Busy', `Dial', `Fax-Tone' etc.] Telephone, PABX, Fax and Dial-Up Modem Applications Low-Power Requirement at 3.3 Volts TYP) for Line-Powered Applications Custom Tone Decoder [13 Call-Progress Frequencies Recognized] Operates a 3.579545MHz Telephone System Clock Operates Under Simple Logic or ÁProcessor System.
GN1002 : 6.4Gb/s Backplane Equalizer. Line Card ASIC or FPGA with multi-rate SERDES GN1002 single differential line to 6.4Gb/s adjustment-free operation receive end equalization reduces ISI compatible with Fiber Channel, Ethernet, InfiniBand and SONET/SDH SERDES 25 inches over FR-4 traces 6.4Gb/s 36 inches over FR-4 traces 3.2Gb/s 10m over coaxial cable low power: <200mW small outline.
GP1020 : Correlators. = Six-channel Parallel Correlator Circuit For GPS or Glonass Receivers ;; Package Type = MQFP ;; No. Of Pins = 120.
HD74LS490P : Bcd-to-seven Segment Decoder Driver ( With Open Collector Outputs ). Hitachi Code JEDEC EIAJ Weight (reference value) FP-14DA Conforms 0.23 g *Dimension including the plating thickness Base material dimension .
ISDN : Protocol/Control. Isdn Basic Rate Interface Software For The Hpc16400e High Performance Data Communications Microcontroller.
LMV225 : RF Power Detector For Cdma And Wcdma in Micro SMD. The LMV225/LMV226/LMV228 are 30dB RF power detectors intended for use in CDMA and WCDMA applications. The device has an RF frequency range from 450 MHz to 2 GHz. It provides an accurate temperature and supply compensated output voltage that relates linearly to the RF input power in dBm. The circuit operates with a single supply from to 5.5V. The LMV225/LMV226/LMV228.
MAX3271EVKIT : MAX3271EVKIT Evaluation Kit For The MAX3271. The MAX3271 evaluation kit (EV kit) allows complete evaluation of the MAX3271 transimpedance amplifier. The EV kit includes a circuit that emulates the highspeed, zero-to-peak current input signal that would be produced by a photodiode. The kit also includes a calibration circuit that allows accurate bandwidth measurement. The MAX3271 EV kit is fully.
MC1413BP : High Voltage, High Current Darlington Transistor Arrays , Package: Pdip, Pins=16.
PM8353 : SerDes Interface. 4-channel 1.0-1.25 GBPS Transceiver. Four independent 1.0-1.25 Gbit/s transceivers Four secondary channels to support channel redundancy Ultra low power operation: 1.25 Watt typical Integrated serializer/deserializer, clock synthesis, clock recovery, and 8B/10B encode/decode logic Physical Coding Sublayer (PCS) logic for Gigabit Ethernet Selectable 10-bit, or IEEE 802.3z GMII parallel.
SN74LS625 : Voltage Controlled Oscillator. PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. .
SNC105 : One Channel Direct Drive Speech Controller.
VSC120 : Enclosure Management. 2.12Gb/s Fc-al Direct-attach Controller. WA AT !Modular Architecture to Support Migration to Other I/O Technologies and Protocols !Extensive Peripheral Device Library !Sample Personality Module Source Code AT !160-pin Thermally Enhanced PQFP Package !External Flash and/or SRAM to 250ns) !Internal 16KB SRAM or 3.3V Tolerant I/O using 2.5V Core Technology E AT !Two Integrated or 2Gb/s Serial.
WML-C09 : Bluetoothtm Module. Wireless communication module conforming to BluetoothTM Ver. 1.1. Applications include notebook PCs, cellular phones, digital cameras, PDA, PC peripheral equipment such as printers and terminal adapters. "Bluetooth" trademarks are owned by *The Telefonaktiebolaget LM Ericsson, Sweden. 1. Reducing the size and thickness greatly due to the high-density.