|
Details, datasheet, quote on part number:PHP50N06T
| |
| Part: | PHP50N06T |
| Category: | Discrete => Transistors => FETs (Field Effect Transistors) => MOSFETs => N-Channel |
| Description: | PHP50N06T; Trenchmos (tm) Transistor Standard Level Fet |
| Company: | Philips Semiconductors |
| Datasheet: | Download PHP50N06T datasheet File size : 54 kB |
| Request For quote: | Find where to buy PHP50N06T
|
| |
Datasheet text preview:
Philips Semiconductors
Product specification
TrenchMOSTM transistor Standard level FET
GENERAL DESCRIPTION
N-channel enhancement mode standard level field-effect power transistor in a plastic envelope using 'trench' technology. The device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in DC-DC converters and general purpose switching applications.
PHP50N06T
QUICK REFERENCE DATA
SYMBOL VDS ID Ptot Tj RDS(ON) PARAMETER Drain-source voltage Drain current (DC) Total power dissipation Junction temperature Drain-source on-state resistance VGS = 10 V MAX. 55 50 125 175 24 UNIT V A W °C m
PINNING - TO220AB
PIN 1 2 3 tab gate drain source drain DESCRIPTION
PIN CONFIGURATION
tab
SYMBOL
d
g s
1 23
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134) SYMBOL VDS VDGR ±VGS ID ID IDM Ptot Tstg, Tj PARAMETER Drain-source voltage Drain-gate voltage Gate-source voltage Drain current (DC) Drain current (DC) Drain current (pulse peak value) Total power dissipation Storage & operating temperature CONDITIONS RGS = 20 k Tmb = 25 °C Tmb = 100 °C Tmb = 25 °C Tmb = 25 °C MIN. - 55 MAX. 55 55 20 50 35 200 125 175 UNIT V V V A A A W °C
ESD LIMITING VALUE
SYMBOL VC PARAMETER Electrostatic discharge capacitor voltage, all pins CONDITIONS Human body model (100 pF, 1.5 k) MIN. MAX. 2 UNIT kV
THERMAL RESISTANCES
SYMBOL Rth j-mb Rth j-a PARAMETER Thermal resistance junction to mounting base Thermal resistance junction to ambient CONDITIONS in free air TYP. 60 MAX. 1.2 UNIT K/W K/W
November 1997
1
Rev 1.100
Philips Semiconductors
Product specification
TrenchMOSTM transistor Standard level FET
STATIC CHARACTERISTICS
Tj= 25°C unless otherwise specified SYMBOL V(BR)DSS VGS(TO) IDSS IGSS ±V(BR)GSS RDS(ON) PARAMETER Drain-source breakdown voltage Gate threshold voltage Zero gate voltage drain current Gate source leakage current CONDITIONS VGS = 0 V; ID = 0.25 mA; Tj = -55°C VDS = VGS; ID = 1 mA Tj = 175°C Tj = -55°C VDS = 55 V; VGS = 0 V; VGS = ±10 V; VDS = 0 V Tj = 175°C Tj = 175°C Tj = 175°C MIN. 55 50 2.0 1.0 16 TYP. 3.0 0.05 0.02 19 -
PHP50N06T
MAX. 4.0 4.4 10 500 1 20 24 50
UNIT V V V V µA µA µA µA V m m
Gate source breakdown voltage IG = ±1 mA; Drain-source on-state VGS = 10 V; ID = 25 A resistance
DYNAMIC CHARACTERISTICS
Tmb = 25°C unless otherwise specified SYMBOL gfs Qg(tot) Qgs Qgd Ciss Coss Crss td on tr td off tf Ld Ld Ls PARAMETER Forward transconductance Total gate charge Gate-source charge Gate-drain (Miller) charge Input capacitance Output capacitance Feedback capacitance Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time Internal drain inductance Internal drain inductance Internal source inductance CONDITIONS VDS = 25 V; ID = 25 A ID = 50 A; VDD = 44 V; VGS = 10 V MIN. 4 TYP. 11 30 6 12 1100 280 130 12 19 25 18 3.5 4.5 7.5 MAX. 1500 340 180 18 35 35 25 UNIT S nC nC nC pF pF pF ns ns ns ns nH nH nH
VGS = 0 V; VDS = 25 V; f = 1 MHz
VDD = 30 V; ID = 25 A; VGS = 10 V; RG = 10 Resistive load Measured from contact screw on tab to centre of die Measured from drain lead 6 mm from package to centre of die Measured from source lead 6 mm from package to source bond pad
REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS
Tj = 25°C unless otherwise specified SYMBOL IDR IDRM VSD trr Qrr PARAMETER Continuous reverse drain current Pulsed reverse drain current Diode forward voltage Reverse recovery time Reverse recovery charge CONDITIONS MIN. IF = 25 A; VGS = 0 V IF = 40 A; VGS = 0 V IF = 40 A; -dIF/dt = 100 A/µs; VGS = -10 V; VR = 30 V TYP. 0.95 1.0 40 0.07 MAX. 50 200 1.2 UNIT A A V ns µC
November 1997
2
Rev 1.100
Philips Semiconductors
Product specification
TrenchMOSTM transistor Standard level FET
AVALANCHE LIMITING VALUE
SYMBOL WDSS PARAMETER Drain-source non-repetitive unclamped inductive turn-off energy CONDITIONS ID = 40 A; VDD 25 V; VGS = 10 V; RGS = 50 ; Tmb = 25 °C MIN. TYP. -
PHP50N06T
MAX. 80
UNIT mJ
November 1997
3
Rev 1.100
|
|
