Details, datasheet, quote on part number: SN74LS221N
CategoryLogic => Multivibrators/Oscillators
DescriptionDual Monostable Multivibrator, Package: Soic, Pins=16
CompanyON Semiconductor
DatasheetDownload SN74LS221N datasheet
Cross ref.Similar parts: SN74LS221JD, SN74LS221JDS, SN74LS221JS, 7604201EA, SN74LS221ND, SN74LS221NDS, SN74LS221NS, CD54HCT123, CD54HCT4538
Find where to buy


Features, Applications
SN74LS221 Dual Monostable Multivibrators with Schmitt-Trigger Inputs

Each multivibrator of the LS221 features a negative-transitiontriggered input and a positive-transition-triggered input either of which can be used as an inhibit input. Pulse triggering occurs at a voltage level and is not related to the transition time of the input pulse. Schmitt-trigger input circuitry for B input allows jitter-free triggering for inputs as slow as 1 volt/second, providing the circuit with excellent noise immunity. A high immunity to VCC noise is also provided by internal latching circuitry. Once triggered, the outputs are independent of further transitions of the inputs and are a function of the timing components. The output pulses can be terminated by the overriding clear. Input pulse width may be of any duration relative to the output pulse width. Output pulse width may be varied from 35 nanoseconds to a maximum s by choosing appropriate timing components. With Rext 2.0 k and Cext 0, a typical output pulse of 30 nanoseconds is achieved. Output rise and fall times are independent of pulse length. Pulse width stability is achieved through internal compensation and is virtually independent of VCC and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components. Jitter-free operation is maintained over the full temperature and VCC ranges for greater than six decades of timing capacitance to 10 F), and greater than one decade of timing resistance 100 k for the SN74LS221). Pulse width is defined by the relationship: tw(out) = CextRext 2.0 0.7 Cext Rext; where ns if Cext in pF and Rext k. If pulse cutoff is not critical, capacitance 1000 F and resistance as low 1.4 k may be used. The range of jitter-free pulse widths is extended if VCC 5.0 V and 25C temperature.

is a Dual Highly Stable One-Shot Overriding Clear Terminates Output Pulse Pin Out is Identical to SN74LS123

Symbol VCC TA IOH IOL Parameter Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Min 4.75 0 Typ 5.0 25 Max Unit SOIC16 38 Units/Rail 2500/Tape & Reel Device SN74LS221N Package 16 Pin DIP Shipping 2000 Units/Box

Positive logic: Low input to clear resets Q low and Positive logic: Q high regardless of dc levels at A Positive logic: or B inputs.

*See operational notes Pulse Trigger Modes

Once in the pulse trigger mode, the output pulse width is determined RextCextIn2, as long as Rext and Cext are within their minimum and maximum valves and the duty cycle is less than 50%. This pulse width is essentially independent of VCC and temperature variations. Output pulse widths varies typically no more than 0.5% from device to device. t If the duty cycle, defined as being @ W where T is the T period of the input pulse, rises above 50%, the output pulse width will become shorter. If the duty cycle varies between low and high valves, this causes the output pulse width to vary in length, or jitter. To reduce jitter to a minimum, Rext should be as large as possible. (Jitter is independent of Cext). With Rext = 100K, jitter is not appreciable until the duty cycle approaches 90%. Although the LS221 is pin-for-pin compatible with the LS123, it should be remembered that they are not functionally identical. The LS123 is retriggerable so that the output is dependent upon the input transitions once it is high. This is not the case for the LS221. Also note that it is recommended to externally ground the LS123 Cext pin. However, this cannot be done on the LS221. The is a dual, monolithic, non-retriggerable, high-stability one shot. The output pulse width, tW can be varied over 9 decades of timing by proper selection of the external timing components, Rext and Cext. Pulse triggering occurs at a voltage level and is, therefore, independent of the input slew rate. Although all three inputs have this Schmitt-trigger effect, only the B input should be used for very long transition triggers (1.0 V/s). High immunity to VCC noise (typically V) is achieved by internal latching circuitry. However, standard VCC bypassing is strongly recommended. The LS221 has four basic modes of operation.

If the clear input is held low, irregardless of the previous output state and other input states, the Q output is low. If either the A input is high or the B input is low, once the Q output goes low, it cannot be retriggered by other inputs.

Pulse Trigger Mode: A transition of the or B inputs as indicated in the functional truth table will trigger the Q output to go high for a duration determined by the tW equation described above; Q will go low for a corresponding length of time. The Clear input may also be used to trigger an output pulse, but special logic preconditioning on the or B inputs must be done as follows: Following any output triggering action using the or B inputs, the A input must be set high OR the B input must be set low to allow Clear to be used as a trigger. Inputs should then be set up per the truth table (without triggering the output) to allow Clear to be used a trigger for the output pulse. If the Clear pin is routinely being used to trigger the output pulse, the or B inputs must be toggled as described above before and between each Clear trigger event. Once triggered, as long as the output remains high, all input transitions (except overriding Clear) are ignored. Overriding Clear Mode: If the Q output is high, it may be forced low by bringing the clear input low.


Some Part number from the same manufacture ON Semiconductor
SN74LS240 Octal Buffer/line Driver With 3-state Outputs
SN74LS240DW Octal Buffer/line Driver , Package: Soic, Pins=20
SN74LS240M Octal Buffer/line Driver, Package: SOEIAJ-20, Pins=20
SN74LS244 Octal Buffer/line Driver With 3-state Outputs
SN74LS244DW Octal Buffer/line Driver , Package: Soic, Pins=20
SN74LS244H Octal Buffer/line Driver, Package: SOEIAJ-20, Pins=20
SN74LS245 Octal Bus Tranceiver
SN74LS245DW Octal Bus Transceiver , Package: Soic, Pins=20
SN74LS245DWR2 Octal Bus Transceiver, Package: Soic, Pins=20
SN74LS247 Bcd-to-seven-segment Decoders/drivers
SN74LS247D BCD to 7 Segment DEC/Driver, Package: Soic, Pins=16
SN74LS251 8-input Multiplexer With 3-state Outputs
SN74LS251DR2 8-Input Multiplexer With 3-State Output, Package: Soic, Pins=16
SN74LS253 Dual 4-input Multiplexer With 3-state Outputs
SN74LS253N DL 4-Input Multiplexer With 3-State Output, Package: Pdip, Pins=16
SN74LS257B Quad 2-input Multiplexer With 3-state Outputs
SN74LS257BD Quad 2-Input Multiplexer With 3-State Output, Package: Soic, Pins=16
SN74LS258B Quad 2-input Multiplexer With 3-state Outputs
SN74LS258BD Quad 2-Input Multiplexer With 3-State Output, Package: Soic, Pins=16
SN74LS259 8-bit Addressable Latch
SN74LS259D 8-Bit Adder Latch, Package: Soic, Pins=16

1N750A : 500 Milliwatt Hermetically Sealed Glass Silicon Zener Diodes

1SMB12A : Zener Transient Voltage Suppressors

MC74AC573DTEL : Octal Buffer/line Driver With 3-State Outputs, Package: Tssop, Pins=20

MTD1312 :

NTMS10P02R2 : HDTMOS3e Single SO-8

NCV4276DT50RKG : 400 mA Low−drop Voltage Regulator

NB100LVEP17DTR2G : 2.5 V/3.3 V Any Level Positive Input to −2.5 V/−3.3 V Lvnecl Output Translator

MUR260RLG : Switchmode TM Power Rectifier

BZX84C2V4_1 : Zener Voltage Regulators

MM3Z56VC : Zener Voltage Regulators

MC100EL89D : 5 V TTL to Differential PECL and Differential PECL to TTL Translator

NB6L72MMNGEVB : 2.5V / 3.3V Differential 2 X 2 Crosspoint Switch with CML Outputs

0-C     D-L     M-R     S-Z