|Category||Logic => Multivibrators/Oscillators|
|Description||Dual Monostable Multivibrator, Package: Soic, Pins=16|
|Datasheet||Download SN74LS221D datasheet
|Cross ref.||Similar parts: SN74LS221DR2, CD74HCT123, CD74HCT221, CD74HCT423, CD74HCT4538, SN74AHCT123A, SN74LS123, SN74LS423, HD74LS221RP|
|SN74LS221 Dual Monostable Multivibrators with Schmitt-Trigger Inputs
Each multivibrator of the LS221 features a negative-transitiontriggered input and a positive-transition-triggered input either of which can be used as an inhibit input. Pulse triggering occurs at a voltage level and is not related to the transition time of the input pulse. Schmitt-trigger input circuitry for B input allows jitter-free triggering for inputs as slow as 1 volt/second, providing the circuit with excellent noise immunity. A high immunity to VCC noise is also provided by internal latching circuitry. Once triggered, the outputs are independent of further transitions of the inputs and are a function of the timing components. The output pulses can be terminated by the overriding clear. Input pulse width may be of any duration relative to the output pulse width. Output pulse width may be varied from 35 nanoseconds to a maximum s by choosing appropriate timing components. With Rext 2.0 k and Cext 0, a typical output pulse of 30 nanoseconds is achieved. Output rise and fall times are independent of pulse length. Pulse width stability is achieved through internal compensation and is virtually independent of VCC and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components. Jitter-free operation is maintained over the full temperature and VCC ranges for greater than six decades of timing capacitance to 10 µF), and greater than one decade of timing resistance 100 k for the SN74LS221). Pulse width is defined by the relationship: tw(out) = CextRext 2.0 0.7 Cext Rext; where ns if Cext in pF and Rext k. If pulse cutoff is not critical, capacitance 1000 µF and resistance as low 1.4 k may be used. The range of jitter-free pulse widths is extended if VCC 5.0 V and 25°C temperature.
is a Dual Highly Stable One-Shot Overriding Clear Terminates Output Pulse Pin Out is Identical to SN74LS123
Symbol VCC TA IOH IOL Parameter Supply Voltage Operating Ambient Temperature Range Output Current High Output Current Low Min 4.75 0 Typ 5.0 25 Max Unit SOIC16 38 Units/Rail 2500/Tape & Reel Device SN74LS221N Package 16 Pin DIP Shipping 2000 Units/Box
Positive logic: Low input to clear resets Q low and Positive logic: Q high regardless of dc levels at A Positive logic: or B inputs.*See operational notes Pulse Trigger Modes
Once in the pulse trigger mode, the output pulse width is determined RextCextIn2, as long as Rext and Cext are within their minimum and maximum valves and the duty cycle is less than 50%. This pulse width is essentially independent of VCC and temperature variations. Output pulse widths varies typically no more than ±0.5% from device to device. t If the duty cycle, defined as being @ W where T is the T period of the input pulse, rises above 50%, the output pulse width will become shorter. If the duty cycle varies between low and high valves, this causes the output pulse width to vary in length, or jitter. To reduce jitter to a minimum, Rext should be as large as possible. (Jitter is independent of Cext). With Rext = 100K, jitter is not appreciable until the duty cycle approaches 90%. Although the LS221 is pin-for-pin compatible with the LS123, it should be remembered that they are not functionally identical. The LS123 is retriggerable so that the output is dependent upon the input transitions once it is high. This is not the case for the LS221. Also note that it is recommended to externally ground the LS123 Cext pin. However, this cannot be done on the LS221. The is a dual, monolithic, non-retriggerable, high-stability one shot. The output pulse width, tW can be varied over 9 decades of timing by proper selection of the external timing components, Rext and Cext. Pulse triggering occurs at a voltage level and is, therefore, independent of the input slew rate. Although all three inputs have this Schmitt-trigger effect, only the B input should be used for very long transition triggers (1.0 µV/s). High immunity to VCC noise (typically V) is achieved by internal latching circuitry. However, standard VCC bypassing is strongly recommended. The LS221 has four basic modes of operation.
If the clear input is held low, irregardless of the previous output state and other input states, the Q output is low. If either the A input is high or the B input is low, once the Q output goes low, it cannot be retriggered by other inputs.
Pulse Trigger Mode: A transition of the or B inputs as indicated in the functional truth table will trigger the Q output to go high for a duration determined by the tW equation described above; Q will go low for a corresponding length of time. The Clear input may also be used to trigger an output pulse, but special logic preconditioning on the or B inputs must be done as follows: Following any output triggering action using the or B inputs, the A input must be set high OR the B input must be set low to allow Clear to be used as a trigger. Inputs should then be set up per the truth table (without triggering the output) to allow Clear to be used a trigger for the output pulse. If the Clear pin is routinely being used to trigger the output pulse, the or B inputs must be toggled as described above before and between each Clear trigger event. Once triggered, as long as the output remains high, all input transitions (except overriding Clear) are ignored. Overriding Clear Mode: If the Q output is high, it may be forced low by bringing the clear input low.
|Related products with the same datasheet|
|Some Part number from the same manufacture ON Semiconductor|
|SN74LS221N Dual Monostable Multivibrator, Package: Soic, Pins=16|
|SN74LS240 Octal Buffer/line Driver With 3-state Outputs|
|SN74LS240DW Octal Buffer/line Driver , Package: Soic, Pins=20|
|SN74LS240M Octal Buffer/line Driver, Package: SOEIAJ-20, Pins=20|
|SN74LS244 Octal Buffer/line Driver With 3-state Outputs|
|SN74LS244DW Octal Buffer/line Driver , Package: Soic, Pins=20|
|SN74LS244H Octal Buffer/line Driver, Package: SOEIAJ-20, Pins=20|
|SN74LS245 Octal Bus Tranceiver|
|SN74LS245DW Octal Bus Transceiver , Package: Soic, Pins=20|
|SN74LS245DWR2 Octal Bus Transceiver, Package: Soic, Pins=20|
|SN74LS247 Bcd-to-seven-segment Decoders/drivers|
|SN74LS247D BCD to 7 Segment DEC/Driver, Package: Soic, Pins=16|
|SN74LS251 8-input Multiplexer With 3-state Outputs|
|SN74LS251DR2 8-Input Multiplexer With 3-State Output, Package: Soic, Pins=16|
|SN74LS253 Dual 4-input Multiplexer With 3-state Outputs|
|SN74LS253N DL 4-Input Multiplexer With 3-State Output, Package: Pdip, Pins=16|
|SN74LS257B Quad 2-input Multiplexer With 3-state Outputs|
|SN74LS257BD Quad 2-Input Multiplexer With 3-State Output, Package: Soic, Pins=16|
|SN74LS258B Quad 2-input Multiplexer With 3-state Outputs|
|SN74LS258BD Quad 2-Input Multiplexer With 3-State Output, Package: Soic, Pins=16|
|SN74LS259 8-bit Addressable Latch|
1N6280ARL4 : Zener 100V 1500W 5% , Package: MOSorb, Pins=2
MC14538B : CMOS/BiCMOS->4000 Family Dual Precision Monostable Multivibrator
MC74VHC595DT : Shift Register 3-State , Package: Soic, Pins=16
MC78BC31NTR : Micropower Voltage Regulator 3.1V, Package: SOT-23, Pins=5
MC7912ACD2T : 1A, 5V, Negative Voltage Regulator
NTP75N03R : HD3ERP, NFET, 75A, D2PAK, Package: D2PAK, Pins=3
TIP116 : Plastic Medium-power Complementary Silicon Transistors , Package: TO-220, Pins=3
TL431ACD : Adjustable 2.5-36V ±1% Tolerance 1-100mA Shunt Regulator, Ta= -40 to +125°C, Qualified For Automotive Applications, Package: Micro-8, Pins=8
NTMFS4701NT1G : Power MOSFET 30 V, 20 A, Single N-Channel, SO-8 Flat Lead Package
MC100EP140DR2G : 3.3V Lvttl/lvcmos to Lvpecl Translator
100307 : Military/Aerospace->ECL. 100307 - Low Power Quint Exclusive Or/nOR GATE, Package: Cerquad, Pin Nb=24.
74AC11651DW : Standard Transceivers. ti 74AC11651, Octal Bus Transceivers And Registers With 3-State Outputs.
74ALVT162823 : 74ALVT162823; 18-bit Bus-interface D-type Flip-flop With Reset And Enable With 30 Ohm Termination Resistors (3-State);; Package: SOT371-1 (SSOP56).
74HC/HCT160 : Synchronous Counters-> CMOS/BiCMOS->HC/HCT Family. Presettable Synchronous BCD Decade Counter; Asynchronous Reset.
84073012A : D-Type Flip-Flops. ti SN54HC174, Hex D-type Flip-flops With Clear. Wide Operating Voltage Range 6 V Outputs Can Drive To 10 LSTTL Loads Low Power Consumption, 80-µA Max ICC Typical tpd ns ±4-mA Output Drive 5 V Low Input Current 1 µA Max Contain Six Flip-Flops With Single-Rail Outputs Applications Include: - Buffer/Storage Registers - Shift Registers - Pattern Generators These positive-edge-triggered D-type flip-flops.
8408501RA : Standard Transceivers. ti CD54HC245, High Speed CMOS Logic Non-inverting Octal-bus Transceiver With 3-State Outputs.
CD4071BD : CMOS OR GATEs.
HEF40106B : HEF40106B; Hex Inverting Schmitt Trigger;; Package: SOT108-1 (SO14), SOT27-1 (DIP14).
MC74F283D : 4-bit Binary Full Adder ( With Fast Carry ). For:char Printed on:Mon, Feb 1995 09:32:08 From book:DL121CH4 (5) VIEW Document:MC74F283 (5) VIEW Last saved on:Fri, Feb 1995 16:03:54 MC54/74F283 4-BIT BINARY FULL ADDER (With Fast Carry) The MC54/74F283 high-speed 4-bit binary full adder with internal carry lookahead, accepts two 4-bit binary words (A0A3, B0B3) and a Carry input (C0). It generates.
SN54S169J : ti SN54S169, Synchronous 4-Bit Up/down Binary Counters. PRODUCTION DATA information is current as of publication date. Products conform to s per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. .
SN74ACT1284 : Bus Oriented Circuits. 7-bit Bus Interface With 3-state Outputs. to 5.5-V VCC Operation Inputs Accept Voltages 5.5 V Max tpd V 3-State Outputs Directly Drive Bus Lines Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise ESD Protection Exceeds JESD 2000-V Human-Body Model 200-V Machine Model (A115-A) Designed for the IEEE 1284-I (Level-1 Type).
SN74AHC32 : CMOS/BiCMOS->HC/HCT Family. Quad 2-input Positive-OR GATEs. Operating Range to 5.5-V VCC Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds JESD 2000-V Human-Body Model 200-V Machine Model 1000-V Charged-Device Model (C101) The 'AHC32 devices are quadruple 2-input positive-OR gates. These devices perform the Boolean function Y TA QFN RGY PDIP N SOIC to 85°C SOP NS SSOP DB TSSOP.
SN74F382 : Bipolar->F Family. Arithmetic Logic Unit/function Generator. Fully Parallel 4-Bit ALU in 20-Pin Package Ideally Suited for HIgh-Density Economical Processors Ripple-Carry (Cn+4) and Overflow (OVR) Outputs Arithmetic and Logic Operations Selected Specifically to Simplify System Implementation: A Minus B Minus A Plus B Five Other Functions Package Options Include Plastic Small-Outline Packages and Standard Plastic.
SN74LVTH162541DGG : 3.3-v Abt 16-bit Buffers/drivers With 3-state Outputs. Members of the Texas Instruments WidebusTM Family State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation Output Ports Have Equivalent 22- Series Resistors, So No External Resistors Are Required Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC) Support Unregulated.
TC7WHU04FU : VHC Equivalent (TC7SHxx, TC7WHxx). Function = ;; Package =.
ATA6620 : LIN transceiver ATA6620 is a fully integrated LIN transceiver, designed according to the LIN 2.0, with a low-drop voltage regulator (5V/50 mA). The combination of voltage regulator and bus transceiver makes it possible to develop simple, but powerful, slave nodes in LIN Bus systems. ATA6620 is designed to handle the low-speed data communication in vehicles.
HD74HC51FP-E : HC/UH SERIES, DUAL 6-INPUT AND-OR-INVERT GATE, PDSO14. s: Gate Type: NOT, AND, OR ; Supply Voltage: 4.5 ; Logic Family: CMOS ; Inputs: 6 ; Propagation Delay: 140 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F) ; Pin Count: 14 ; IC Package Type: Other, FP-14DA.
PI3USB102ZLEX : USB SERIES, 2 LINE TO 4 LINE MULTIPLEXER AND DEMUX/DECODER, TRUE OUTPUT, QCC10. s: Output Characteristics: 3-State, TRUE ; Supply Voltage: 3.3V ; Package Type: 1.30 X 1.60 MM, 0.75 MM HEIGHT, GREEN, MO-220, TQFN-10 ; Logic Family: CMOS ; Number of Pins: 10 ; Inputs: 2 ; Propagation Delay: 50 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).
74AHC3G04GD : AHC/VHC/H/U/V SERIES, TRIPLE 1-INPUT INVERT GATE, PDSO8. s: Gate Type: NOT ; Supply Voltage: 5V ; Logic Family: CMOS ; Inputs: 1 ; Propagation Delay: 14.5 ns ; Operating Temperature: -40 to 125 C (-40 to 257 F) ; Pin Count: 8 ; IC Package Type: Other, 3 X 2 MM, 0.50 MM HEIGHT, 0.50 MM PITCH, PLASTIC, SOT996-2, SON-8.
933373470653 : POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16. s: Flip-Flop Type: D ; Triggering: Positive-edge Triggered ; Supply Voltage: 5V ; Output Characteristics: Complementary Output ; Propagation Delay: 160 ns ; fMAX: 20 MHz ; Package Type: PLASTIC, SOT-109-1, SO-16 ; Number of Pins: 16.