Details, datasheet, quote on part number: SN74LS221
CategoryLogic => Multivibrators/Oscillators => Bipolar->LS Family
TitleBipolar->LS Family
DescriptionDual Monostable Multivibrators With Schmitt-trigger Inputs
CompanyON Semiconductor
DatasheetDownload SN74LS221 datasheet
Cross ref.Similar parts: SN74LS123D, SN74LS123DR2, SN74LS123J, SN74LS123JD, SN74LS123JDS, SN74LS123JS, SN74LS123N, SN74LS123ND, SN74LS123NDS, SN74LS123NS
Find where to buy


Features, Applications
SN74LS221 Dual Monostable Multivibrators with Schmitt-Trigger Inputs

Each multivibrator of the LS221 features a negative-transitiontriggered input and a positive-transition-triggered input either of which can be used as an inhibit input. Pulse triggering occurs at a voltage level and is not related to the transition time of the input pulse. Schmitt-trigger input circuitry for B input allows jitter-free triggering for inputs as slow as 1 volt/second, providing the circuit with excellent noise immunity. A high immunity to VCC noise is also provided by internal latching circuitry. Once triggered, the outputs are independent of further transitions of the inputs and are a function of the timing components. The output pulses can be terminated by the overriding clear. Input pulse width may be of any duration relative to the output pulse width. Output pulse width may be varied from 35 nanoseconds to a maximum s by choosing appropriate timing components. With Rext 2.0 k and Cext 0, a typical output pulse of 30 nanoseconds is achieved. Output rise and fall times are independent of pulse length. Pulse width stability is achieved through internal compensation and is virtually independent of VCC and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components. Jitter-free operation is maintained over the full temperature and VCC ranges for greater than six decades of timing capacitance to 10 µF), and greater than one decade of timing resistance 100 k for the SN74LS221). Pulse width is defined by the relationship: tw(out) = CextRext 2.0 0.7 Cext Rext; where ns if Cext in pF and Rext k. If pulse cutoff is not critical, capacitance 1000 µF and resistance as low 1.4 k may be used. The range of jitter-free pulse widths is extended if VCC 5.0 V and 25°C temperature.

is a Dual Highly Stable One-Shot Overriding Clear Terminates Output Pulse Pin Out is Identical to SN74LS123

Symbol VCC TA IOH IOL Parameter Supply Voltage Operating Ambient Temperature Range Output Current ­ High Output Current ­ Low Min 4.75 0 Typ 5.0 25 Max Unit SOIC­16 38 Units/Rail 2500/Tape & Reel Device SN74LS221N Package 16 Pin DIP Shipping 2000 Units/Box

Positive logic: Low input to clear resets Q low and Positive logic: Q high regardless of dc levels at A Positive logic: or B inputs.

*See operational notes Pulse Trigger Modes

Once in the pulse trigger mode, the output pulse width is determined RextCextIn2, as long as Rext and Cext are within their minimum and maximum valves and the duty cycle is less than 50%. This pulse width is essentially independent of VCC and temperature variations. Output pulse widths varies typically no more than ±0.5% from device to device. t If the duty cycle, defined as being @ W where T is the T period of the input pulse, rises above 50%, the output pulse width will become shorter. If the duty cycle varies between low and high valves, this causes the output pulse width to vary in length, or jitter. To reduce jitter to a minimum, Rext should be as large as possible. (Jitter is independent of Cext). With Rext = 100K, jitter is not appreciable until the duty cycle approaches 90%. Although the LS221 is pin-for-pin compatible with the LS123, it should be remembered that they are not functionally identical. The LS123 is retriggerable so that the output is dependent upon the input transitions once it is high. This is not the case for the LS221. Also note that it is recommended to externally ground the LS123 Cext pin. However, this cannot be done on the LS221. The is a dual, monolithic, non-retriggerable, high-stability one shot. The output pulse width, tW can be varied over 9 decades of timing by proper selection of the external timing components, Rext and Cext. Pulse triggering occurs at a voltage level and is, therefore, independent of the input slew rate. Although all three inputs have this Schmitt-trigger effect, only the B input should be used for very long transition triggers (1.0 µV/s). High immunity to VCC noise (typically V) is achieved by internal latching circuitry. However, standard VCC bypassing is strongly recommended. The LS221 has four basic modes of operation.

If the clear input is held low, irregardless of the previous output state and other input states, the Q output is low. If either the A input is high or the B input is low, once the Q output goes low, it cannot be retriggered by other inputs.

Pulse Trigger Mode: A transition of the or B inputs as indicated in the functional truth table will trigger the Q output to go high for a duration determined by the tW equation described above; Q will go low for a corresponding length of time. The Clear input may also be used to trigger an output pulse, but special logic preconditioning on the or B inputs must be done as follows: Following any output triggering action using the or B inputs, the A input must be set high OR the B input must be set low to allow Clear to be used as a trigger. Inputs should then be set up per the truth table (without triggering the output) to allow Clear to be used a trigger for the output pulse. If the Clear pin is routinely being used to trigger the output pulse, the or B inputs must be toggled as described above before and between each Clear trigger event. Once triggered, as long as the output remains high, all input transitions (except overriding Clear) are ignored. Overriding Clear Mode: If the Q output is high, it may be forced low by bringing the clear input low.


Some Part number from the same manufacture ON Semiconductor
SN74LS221D Dual Monostable Multivibrator, Package: Soic, Pins=16
SN74LS240 Octal Buffer/line Driver With 3-state Outputs
SN74LS240DW Octal Buffer/line Driver , Package: Soic, Pins=20
SN74LS240M Octal Buffer/line Driver, Package: SOEIAJ-20, Pins=20
SN74LS244 Octal Buffer/line Driver With 3-state Outputs
SN74LS244DW Octal Buffer/line Driver , Package: Soic, Pins=20
SN74LS244H Octal Buffer/line Driver, Package: SOEIAJ-20, Pins=20
SN74LS245 Octal Bus Tranceiver
SN74LS245DW Octal Bus Transceiver , Package: Soic, Pins=20
SN74LS245DWR2 Octal Bus Transceiver, Package: Soic, Pins=20
SN74LS247 Bcd-to-seven-segment Decoders/drivers
SN74LS247D BCD to 7 Segment DEC/Driver, Package: Soic, Pins=16
SN74LS251 8-input Multiplexer With 3-state Outputs
SN74LS251DR2 8-Input Multiplexer With 3-State Output, Package: Soic, Pins=16
SN74LS253 Dual 4-input Multiplexer With 3-state Outputs
SN74LS253N DL 4-Input Multiplexer With 3-State Output, Package: Pdip, Pins=16
SN74LS257B Quad 2-input Multiplexer With 3-state Outputs
SN74LS257BD Quad 2-Input Multiplexer With 3-State Output, Package: Soic, Pins=16
SN74LS258B Quad 2-input Multiplexer With 3-state Outputs
SN74LS258BD Quad 2-Input Multiplexer With 3-State Output, Package: Soic, Pins=16
SN74LS259 8-bit Addressable Latch

MC7824CD2TR4 : Three-terminal Positive Voltage Regulator

MMSZ13ET1 : Zener Regulator

SN74LS00N : Log DIE/WAFER, Package: N/A, Pins=0

2N6667_05 : Darlington Silicon Power Transistors PNP Silicon Darlington Power Transistors 10 A, 60−80 V, 65 W

NCP1117DT25RKG : 1.0 A Low−dropout Positive Fixed and Adjustable Voltage Regulators

NCP1117ST25T3G : 1.0 A Low−dropout Positive Fixed and Adjustable Voltage Regulators

MMBZ5229BT-7-F : Zener Voltage Regulators

NCV2200SN1T1G : Logic - Comparator Integrated Circuit (ics); IC COMPARATOR COMPL SOT-23-5 Specifications: Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant

Same catergory

74F645 : Bus Oriented Circuits. Octal Bus Transceiver With 3-STATE Outputs. These devices are octal bus transceivers designed for asynchronous two-way data flow between the A and B busses. Both busses are capable of sinking 64 mA, have 3STATE outputs, and a common output enable pin. The direction of data flow is determined by the transmit/receive (T/R) input. The is a high speed/low power version of the 74F245. The is an inverting.

74HC/HCT5555 : CMOS/BiCMOS->HC/HCT Family. Programmable Delay Timer With Oscillator.

84095012A : ti SN54HC165, Parallel-load 8-Bit Shift Registers. Wide Operating Voltage Range 6 V Outputs Can Drive To 10 LSTTL Loads Low Power Consumption, 80-µA Max ICC Typical tpd ns ±4-mA Output Drive 5 V Low Input Current 1 µA Max Complementary Outputs Direct Overriding Load (Data) Inputs Gated Clock Inputs Parallel-to-Serial Data Conversion On products compliant to MILPRF38535, all parameters are tested unless.

CD74HCT93M : High Speed CMOS Logic 4-bit Binary Ripple Counter. Data sheet acquired from Harris Semiconductor SCHS138 High Speed CMOS Logic 4-Bit Binary Ripple Counter The Harris CD74HC93 and CD74HCT93 are high speed silicon-gate CMOS devices and are pin-compatible with low power Schottky TTL (LSTTL). These 4-bit binary ripple counters consist of four master-slave flip-flops internally connected to provide a divide-by-two-section.

CD74HCU04 : CMOS/BiCMOS->HC/HCT Family. High Speed CMOS Logic Hex Inverter. Data sheet acquired from Harris Semiconductor SCHS127 The Harris CD74HCU04 unbuffered hex inverter utilizes silicongate CMOS technology to achieve operation speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. These devices are especially useful in crystal oscillator and analog applications. Figures 10 and 11 are supplied.

DM74S257 : Multiplexers->CMOS/BiCMOS->HC/HCT Family. Quad 3-STATE 2-to-1 Line Data Selector/multiplexer.

IDT54FCT821ATD : High-performance CMOS Bus Interface Registers. Common : ­ Low input and output leakage 1µA (max.) ­ CMOS power levels ­ True TTL input and output compatibility ­ VOH = 3.3V (typ.) ­ VOL = 0.3V (typ.) ­ Meets or exceeds JEDEC standard 18 s ­ Product available in Radiation Tolerant and Radiation Enhanced versions ­ Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked) ­ Available.

MC10H135FN : Dual J-k Master-slave Flip-flop , Package: Plcc, Pins=20. The is a dual J­K master­slave flip­flop. The device is provided with an asynchronous set(s) and reset(R). These set and reset inputs overide the clock. A common clock is provided with separate J­K inputs. When the clock is static, the JK inputs do not effect the output. The output states of the flip flop change on the positive transition of the clock.

MC74HC4851AD : Analog Switches. Analog Multiplexers/demultiplexers With Injection Current Effect Control , Package: Soic, Pins=16.

MC74LCX244SD : Low-voltage CMOS Octal Buffer With 5v-tolerant Inputs And Outputs ( 3-state, Non-inverting ).

NC7SZ32 : CMOS/BiCMOS->4000 Family. Tinylogic Uhs 2-Input OR GATE. The is a single 2-Input OR Gate from Fairchild's Ultra High Speed Series of TinyLogic. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad VCC operating range. The device is specified to operate over the to 5.5V VCC range. The inputs.

QS32XV245 : 3.3V High-speed Double Width Bus Switch. QUICKSWITCH® PRODUCTS 3.3V HIGH SPEED DOUBLEWIDTH BUS SWITCH 5 bidirectional switches connect inputs to outputs Pin compatibility with QS3245 250ps propagation delay Undershoot clamp diodes on all switch and control inputs LVTTL-compatible control inputs Available in 40-pin QVSOP package to 2.5V Voltage translation to 1.8V Voltage translation PCI bus isolation.

SN54AHCT16245 : Bus Oriented Circuits. 16-bit Bus Transceivers With 3-state Outputs. Members of Texas Instruments' WidebusTM Family Inputs Are TTL-Voltage Compatible Distributed VCC and GND Pins Minimize High-Speed Switching Noise Flow-Through Architecture Optimizes PCB Layout Latch-Up Performance Exceeds 250 mA Per JESD 17 SN54AHCT16245. WD PACKAGE SN74AHCT16245. DGG, DGV, OR DL PACKAGE (TOP VIEW) The 'AHCT16245 devices are 16-bit.

SN74ALVCH16409 : Bus Oriented Circuits. 9-bit, 4-port Universal Bus Exchanger With 3-state Outputs: 9-bit.

SN74AS1008AD : ti SN74AS1008A, Quadruple 2-Input Positive-and Buffers/drivers. Driver Version of AS08 Offers High Capacitive-Drive Capability Package Options Include Plastic Small-Outline (D) Packages and Standard Plastic (N) 300-mil DIPs This device contains four independent 2-input positive-AND buffers/drivers. It performs the Boolean functions or in positive logic. The SN74AS1008A is characterized for operation from to 70°C.

SN74CB3Q6800DBQR : Standard Bus Switches. ti SN74CB3Q6800, 10-Bit Fet Bus Switch With Precharged Outputs 2.5-V/3.3-V Low-Voltage, High-bandwidth.

SN74LVCZ161284AGR : Standard Transceivers. ti SN74LVCZ161284A, 19-Bit Ieee 1284 STD Bus Interface.

SY10/100H600 : . s 9-bit ideal for byte-parity applications s Flow-through configuration s Extra TTL and ECL power/ground pins to minimize switching noise s ECL and TTL enable inputs s Dual supply s 3.5ns max. Q s PNP TTL inputs for low loading s Choice of ECL compatibility: MECL (100Hxxx) s Fully compatible with Motorola MC10H/100H600 s Available in 28-pin PLCC package.

0-C     D-L     M-R     S-Z