Details, datasheet, quote on part number: DS2154LN
PartDS2154LN
CategoryCommunication => Network => T/E Carrier and Packetized Products
TitleT/E Carrier and Packetized Products
DescriptionEnhanced E1 Single Chip Transceiver
CompanyMaxim Integrated Products
DatasheetDownload DS2154LN datasheet
Quote
Find where to buy
 
  

 

Features, Applications

FEATURES

Complete E1(CEPT) PCM-30/ISDN-PRI transceiver functionality Onboard long- and short-haul line interface for clock/data recovery and waveshaping or 128-bit crystal-less jitter attenuator Generates line build outs for both 120=and 75=lines Frames to FAS, CAS, and CRC4 formats Dual onboard two-frame elastic store slip buffers that can connect to asynchronous backplanes to 8.192 MHz 8-bit parallel control port that can be used directly on either multiplexed or non-multiplexed buses Extracts and inserts CAS signaling Detects and generates Remote and AIS alarms Programmable output clocks for Fractional E1, H0, and H12 applications Fully independent transmit and receive functionality Full access to both Si and Sa bits aligned with CRC multiframe Four separate loopbacks for testing functions Large counters for bipolar and code violations, CRC4 codeword errors, FAS errors, and E bits Pin compatible with DS2152 T1 Enhanced SingleChip Transceiver 5V supply; low power CMOS 100-pin 14mm2 body LQFP package

DESCRIPTION

The DS2154 Enhanced Single-Chip Transceiver (ESCT) contains all of the necessary functions for connection to E1 lines. The device is an upward compatible version of the DS2153 Single-Chip Transceiver. The onboard clock/data recovery circuitry coverts the AMI/HDB3 E1 waveforms to a NRZ serial stream. The DS2154 automatically adjusts 22AWG (0.6 mm) twisted-pair cables from 0 to over km in length. The device can generate the necessary G.703 waveshapes for both 75-ohm coax and 120-ohm twisted cables. The onboard jitter attenuator (selectable to either 32 bits or 128 bits) can be placed in either the transmit or receive data paths. The framer locates the frame and multiframe boundaries and monitors the data stream for alarms. It is also used for extracting and inserting signaling data, Si, and Sa bit information. The device contains a set of internal registers which the user can access to control the operation of the unit. Quick access via the parallel control port allows a single controller to handle many E1 lines. The device fully meets all of the latest E1 specifications including ITU G.823, G.932, and I.431 as well as ETS TBR 12 and TBR 87 112099

1.0 INTRODUCTION............................................................................................................. 4 New Features................................................................................................................................... 4 Block Diagram................................................................................................................................ 5 Pin List............................................................................................................................................ 7 Pin Description.............................................................................................................................. 10 Register Map................................................................................................................................. 15 PARALLEL PORT........................................................................................................ 20 CONTROL, ID, AND TEST REGISTERS...................................................................... 20 SYNC/RESYNC Criteria.............................................................................................................. 22 Framers Loopback......................................................................................................................... 27 Automatic Alarm Generation........................................................................................................ 28 Power-up Sequence....................................................................................................................... 30 Remote Loopback......................................................................................................................... 31 Local Loopback............................................................................................................................. 31 STATUS AND INFORMATION REGISTERS................................................................ 32 CRC 4 SYNC Counter.................................................................................................................. 35 Alarm Criteria............................................................................................................................... 36 ERROR COUNT REGISTERS...................................................................................... 40 BPV or Code Violation Counter................................................................................................... 40 CRC4 Error Counter..................................................................................................................... 41 E-bit Counter................................................................................................................................. 41 FAS Error Counter........................................................................................................................ 42 DSO MONITORING FUNCTION................................................................................... 43 SIGNALING OPERATION............................................................................................ 46 Processor Based Signaling............................................................................................................ 46 Hardware Based Signaling............................................................................................................ 49 PER-CHANNEL CODE GENERATION........................................................................ 51 Transmit Side Code Generation.................................................................................................... 51 Receive Side Code Generation..................................................................................................... 53 CLOCK BLOCKING REGISTERS................................................................................ 54 ELASTIC STORES OPERATION................................................................................. 56 ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION.............................. 57 Hardware Scheme......................................................................................................................... 57 Internal Register Scheme Based on Double-Frame...................................................................... 57 Internal Register Scheme Based on CRC4 Multiframe................................................................ 60

DS2154 LINE INTERFACE FUNCTIONS................................................................................... 62 Receive Clock and Data Recovery................................................................................................ 62 Transmit Waveshaping and Line Driving..................................................................................... 63 Jitter Attenuator............................................................................................................................. 64 TIMING DIAGRAMS...................................................................................................... 67 Synchronization Flowchart........................................................................................................... 72 Transmit Data Flow Diagram....................................................................................................... 73 CHARACTERISTICS.................................................................................................... 74 Absolute Maximum Rating........................................................................................................... 74 DC Parameters.............................................................................................................................. 74 AC Parameters.............................................................................................................................. 75 Timing........................................................................................................................................... 77 Package Description...................................................................................................................... 85


 

Related products with the same datasheet
DS2154L
Some Part number from the same manufacture Maxim Integrated Products
DS2155 T1/E1/J1 Single Chip Transceiver (SCT)
DS21552L 3.3V DS21352 And 5V DS21552 T1 Single-chip Transceivers
DS21554 T1/E1/J1 Single Chip Transceiver (SCT)
DS21554L 3.3V/5V E1 Single Chip Transceivers (SCT)
DS2155DK DS2155DK, DS2156DK T1/E1/J1 Single-chip Transceiver Design Kit Daughter Cards
DS2155L T1/E1/J1 Single Chip Transceiver (SCT)
DS2156 DS2156 T1/E1/J1 Single-chip Transceiver Tdm/utopia ii Interface
DS2156DK DS2155DK, DS2156DK T1/E1/J1 Single-chip Transceiver Design Kit Daughter Cards
DS2156L DS2156 T1/E1/J1 Single-chip Transceiver Tdm/utopia ii Interface
DS21600 Clock Rate Adapter
DS2160X
DS21610 Clock Rate Adapter
DS2164Q G.726 Adpcm Processor
DS2165 16/24/32Kbps Adpcm Processor
DS2167
DS2172 Bit Error Rate Tester (BERT)
DS2174 DS2174 Ebert
DS2174DK DS2174DK Enhanced Bit Error-rate Tester Design Kit
DS2174Q DS2174 Ebert
DS2175 T1/CEPT Elastic Store
DS2176 T1 Receive Buffer

MAX6385XS45D1-T : Sc70, Single/dual Low-voltage, Low-power P Reset Circuits

MAX6503UKP050 : Low-cost, +2.7v to +5.5v, Micropower Temperature Switches in Sot23 and To-220

MAX777 : Low-voltage-input, 3v/3.3v/5v/adjustable-output, Step-up Dc-dc Converters

MAX6441KAAIWD7+T : Pmic - Battery Management Integrated Circuit (ics) Tape & Reel (TR) 1 V ~ 5.5 V; IC BATTERY MON DUAL SOT23-8 Specifications: Battery Chemistry: Alkaline, Li-Ion, NiCd, NiMH ; Function: Battery Monitor ; Package / Case: SOT-23-8 ; Packaging: Tape & Reel (TR) ; Operating Temperature: -40C ~ 85C ; Voltage - Supply: 1 V ~ 5.5 V ; Lead Free Status: Lead Free ; RoHS Status: RoHS Compliant

DS1089LU-A29+T : Clock/timing - Clock Generators, Plls, Frequency Synthesizer Integrated Circuit (ics) Clock Generator Tape & Reel (TR) 2.7 V ~ 3.6 V; IC ECONOSCILL 3.3V SS 8-USOP Specifications: Type: Clock Generator ; PLL: No ; Input: Clock ; Output: Clock ; Frequency - Max: 66MHz ; Number of Circuits: 1 ; Ratio - Input Output: 1 1 ; Differential - Input Output: No/No ; Divider/Multiplier: Yes/No ; Voltage - Supply: 2.7 V ~ 3.6 V ; Operating Temperature: -40C ~ 85C ; Moun

MAX6717AUKRDD1+T : Dual/Triple, Ultra-Low-Voltage, SOT23 P Supervisory Circuits The MAX6715AMAX6729A/MAX6797A are ultra-low-voltage microprocessor (??P) supervisory circuits designed to monitor two or three system power-supply voltages. These devices assert a system reset if any monitored supply falls below its fac

MAX4480AUK+ : OP-AMP, 9000 uV OFFSET-MAX, 0.14 MHz BAND WIDTH, PDSO5 Specifications: Supply Voltage (VS): 5 volts ; IBIAS: 1.00E-4 µA ; CMRR: 86 dB ; Slew Rate: 0.0800 V/µs ; Operating Temperature: -40 to 125 C (-40 to 257 F) ; Package Type: SOT23, SOT-23, 5 PIN ; Number of Pins: 5 ; Number of Devices: 1

MAX6474TA16AD1-T : FIXED/ADJUSTABLE POSITIVE LDO REGULATOR, DSO8 Specifications: Regulator Type: Low Dropout ; Output Polarity: Positive ; Output Voltage Type: Fixed, Adjustable / Variable ; Package Type: Other, 3 X 3 MM, 0.80 MM HEIGHT, MO-229WEEC, TDFN-8 ; Life Cycle Stage: ACTIVE ; Output Voltage: 1.23 to 5 volts ; IOUT: 0.3000 amps

 
0-C     D-L     M-R     S-Z