Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:HMU17-45
 
 
Part:HMU17-45
Category:DSPs (Digital Signal Processors)
Description:16x16-bit CMOS Parallel Multipliers
Company:Intersil Corporation
Datasheet:Download HMU17-45 datasheet   File size : 822 kB
Request For quote:  Find where to buy HMU17-45
 



Datasheet text preview:
®
HMU16, HMU17
D a ta Sheet N o v em b e r 1999 F i l e Number 2803.4
16 x 16-Bit CMOS Parallel Multipliers
The HMU16 and HMU17 are high speed, low power CMOS 16-bit x 16-bit multipliers ideal for fast, real time digital signal processing applications. The X and Y operands along with their mode controls (TCX and TCY) have 17-bit input registers. The mode controls independently specify the operands as either two's complement or unsigned magnitude format, thereby allowing mixed mode multiplication operations. Two 16-bit output registers are provided to hold the most and least significant halves of the result (MSP and LSP). For asynchronous output, these registers may be made transparent through the use of the Feedthrough Control (FT). Additional inputs are provided for format adjustment and rounding. The Format Adjust control (FA) allows the user to select either a left shifted 31-bit product or a full 32-bit product, whereas the round control (RND) provides the capability of rounding the most significant portion of the result. The HMU16 has independent clocks (CLKX, CLKY, CLKL, CLKM) associated with each of these registers to maximize throughput and simplify bus interfacing. The HMU17 has only a single clock input (CLK), but makes use of three register enables (ENX, ENY and ENP). The ENX and ENY inputs control the X and Y Input Registers, while ENP controls both the MSP and LSP Output Registers. This configuration facilitates the use of the HMU17 for microprogrammed systems. The two halves of the product may be routed to a single 16-bit three-state output port via a multiplexer, and in addition, the LSP is connected to the Y-input port through a separate three-state buffer.
Features
· 16 x 16-Bit Parallel Multiplier with Full 32-Bit Product · High-Speed (35ns) Clocked Multiply Time · Low Power Operation - ICCSB = 500µA Maximum - ICCOP = 7.0mA Maximum at 1MHz · Supports Two's Complement, Unsigned Magnitude and Mixed Mode Multiplication · HMU16 is Compatible with the AM29516, LMU16, IDT7216 and the CY7C516 · HMU17 is Compatible with the AM29517, LMU17, IDT7217 and the CY7C517 · TTL Compatible Inputs/Outputs · Three-State Outputs
Applications
· Fast Fourier Transform Analysis · Digital Filtering · Graphic Display Systems · Image Processing · Radar and Sonar · Speech Synthesis and Recognition
Ordering Information
PART NUMBER H M U16JC-35 H M U16JC-45 H M U16GC-35 H M U16GC-45 H M U17JC-35 H M U17JC-45 H M U17GC-35 H M U17GC-45 TEMP. RANGE (oC) 0 to 70 0 to 70 0 to 70 0 to 70 0 to 70 0 to 70 0 to 70 0 to 70 PACKAGE 68 Ld PLCC 68 Ld PLCC 68 Ld CPGA 68 Ld CPGA 68 Ld PLCC 68 Ld PLCC 68 Ld CPGA 68 Ld CPGA PKG. NO. N 68.95 N 68.95 G68.B G68.B N 68.95 N 68.95 G68.B G68.B
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2002. All Rights Reserved
HMU16, HMU17 Pinouts
68 LEAD PLCC TOP VIEW
NC CLKM (ENP) OEP FA FT MSPSEL GND GND V CC V CC T CY T CX RN D CLKX (ENX) X15 X14 X13 9 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61 P15, P31 P14, P30 P13, P29 P12, P28 P11, P27 P10, P26 P9, P25 P8, P24 P7, P23 P6, P22 P5, P21 P4, P20 P3, P19 P2, P18 P1, P17 P0, P16 NC 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 Y15, P15 Y14, P14 Y13, P13 Y12, P12 Y11, P11 Y10, P10 Y9, P9 Y8, P8 Y7, P7 Y6, P6 Y5, P5 Y4, P4 Y3, P3 Y2, P2 Y1, P1 Y0, P0 NC 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 NC X12 X11 X10 X9 X8 X7 X6 X5 X4 X3 X2 X1 X0 OEL CLKL (CLK) CLKY (ENY)
68 LEAD CPGA TOP VIEW
11 N/C X13 X15 C LK X (ENX) RND TCY VCC GND GND MSP SEL FT OEP CL KM (ENP) P30/ P14 P28/ P12 P26/ P10 P24/ P8 P22/ P6 P20/ P4 P18/ P2 Y2/P2 Y4/P4 Y6/P6 Y8/P8 Y10/ P10 Y11/ P11 G Y12/ P12 Y13/ P13 H Y14/ P14 Y15/ P15 J P16/ P0 N/C K L
10
X11
X12
X14
TCX
V CC
FA
N/C P31/ P15 P29/ P13 P27/ P11 P25/ P9 P23/ P7 P21/ P5 P19/ P3 P17/ P1
9
X9
X10
8
X7
X8
7
X5
X6
6
X3
X4
5
X1
X2
4
OEL CL KY (ENY ) N/C
X0 CLKL ( CL K) Y0/P0
3
2
1 A
Y1/P1 B
Y3/P3 Y5/P5 C D
Y7/P7 E
Y9/P9 F
2
HMU16, HMU17 Functional Block Diagrams
H M U 16
X0 - 15 TCX RN D TC Y Y0 - 15/PO - 15
REGISTER
REGISTER
REGISTER
OEL CL KX CL KY MULTIPLIER ARRAY
FA FT CLKM CLKL MSPSEL OEP
FORMAT ADJUST MSP RESISTER LSP RESISTER
MULTIPLEXER
P16 - 31/PO - 15
H M U 17
X0 - 15 TCX TCX
RND
T CY
Y0 - 15/PO - 15
REGISTER
REGISTER
REGISTER
CLK ENX ENY MULTIPLIER ARRAY
OEL
FA FT
FORMAT ADJUST MSP RESISTER LSP RESISTER
ENP MSPSEL MULTIPLEXER
OEP
P16 - 31/PO - 15
3