|
Details, datasheet, quote on part number:HM-6642/883
| |
Datasheet text preview:
TM
HM-6642/883
512 x 8 CMOS PROM
Description
The HM-6642/883 is a 512 x 8 CMOS NiCr fusible link Programmable Read Only Memory in the popular 24 pin, byte wide pinout. Synchronous circuit design techniques combine with CMOS processing to give this device high speed performance with very low power dissipation. On-chip address latches are provided, allowing easy interfacing with recent generation microprocessors that use multiplexed address/data bus structures, such as the 8085. The output enable controls, both active low and active high, further simplify microprocessor system interfacing by allowing output data bus control independent of the chip enable control. The data output latches allow the use of the HM6642/883 in high speed pipelined architecture systems, and also in synchronous logic replacement functions. Applications for the HM-6642/883 CMOS PROM include low power hand held microprocessor based instrumentation and com munications systems, remote data acquisition and processing systems, processor control store, and synchronous logic replacement. All bits are manufactured storing a logical "0" and can be selectively programmed for a logical "1" at any bit location.
March 1997
Features
· This Circuit is Processed in Accordance to MIL-STD883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1. · Low Power Standby and Operating Power - ICCSB . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100µA - ICCOP . . . . . . . . . . . . . . . . . . . . . . . . . . 20mA at 1MHz · Fast Access Time . . . . . . . . . . . . . . . . . . . . . 120/200ns · Wide Operating . . . . . . . . . . . . . . . . . . -55oC to +125oC · Temperature Range · Industry Standard Pinout · Single 5.0V Supply · CMO S/TTL Compatible Inputs · Field Programmable · Synchronous Operation · On-Chip Address Latches · Separate Output Enable
\
Ordering Information
P ACKAGE SB DIP SLIM SB DIP CL CC TEMP. RANGE 120ns 200ns HM 1 6642/883 HM 6 6642/883 HM 4 6642/883 PKG. NO. D24.6 D24.3 J28.A -55oC to +125oC HM16642B /883 -55oC to +125oC HM66642B /883 -55oC to +125oC -
Pinouts
M- 6642/883 (BDIP) TOP VIEW
A5 A7 A6 A5 A4 A3 A2 A1 A0 Q0 Q1 Q2 G ND 1 2 3 4 5 6 7 8 9 10 11 12 24 VCC 23 A8 22 G1 21 G2 20 G3 19 E 18 P 17 Q7 16 Q6 15 Q5 14 Q4 13 Q3 A4 A3 A2 A1 A0 NC Q0 5 6 7 8 9 10 11 12 Q1 13 Q2 14 GND 15 NC 16 Q3 17 Q4 18 Q5
HM- 6642/883 (CLCC) TOP VIEW
V CC NC A7 G1 A6 A8
PIN DESCRIPTION PIN NC
2 5 G2 2 4 G3 23 E 22 P 21 NC 2 0 Q7 1 9 Q6
DESCRIPTION No Connect Address Inputs Chip Enable Data Output Power (+5V)
4
3
2
1
28
27
26
A0-A8 E Q VCC
G1 , G2, G3 Output Enable P (Note) Program Enable
NOTE: P should be hardwired to GND except during programming.
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2002. All Rights Reserved
FN3013.1
243
HM-6642/883 Functional Diagram
A8 A7 A6 A5 A4 A3 LATCHED ADDR ESS REGISTER
A 6 A 6 GATED RO W DECODER 64 x 64 MATRIX
64
ALL LINES POSITIVE LOGIC - ACTIVE HIGH THREE STATE BUFFERS: A HIGH OUTPUT ACTIVE 8 8 8 DATA LATCHES: L HIGH Q=D Q LATCHES ON RISING EDGE OF E ADDRESS LATCHES AND GATED DECODERS: LATCH ON FALLING EDGE OF E GATE ON FALLING EDGE OF E P SHOULD BE HARDWIRED TO GND EXCEPT DURING PROGRAMMING
8 A2 A1 A0 A LATCHED ADDRESS REGISTER A 3 3 D E
8
8
8
8
GATED COLUMN DECODER
8 -BIT DATA LATCH
G1 G2 G3 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
244
HM-6642/883
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7.0V Input, Output or I/O Voltage . . . . . . . . . . . . GND-0.3V to VCC+0.3V Typical Derating Factor . . . . . . . . . . . 5mA/MHz Increase in ICCOP ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1
Thermal Information
Thermal Resistance (Typical) JA JC SBDIP Package. . . . . . . . . . . . . . . . . . 52oC/W 14oC/W Slim SBDIP . . . . . . . . . . . . . . . . . . . . . 70oC/W 19oC/W CLCC Package . . . . . . . . . . . . . . . . . . 58oC/W 14oC/W oC to +150oC Maximum Storage Temperature Range . . . . . . . . .-65 Maximum Junction Temperature. . . . . . . . . . . . . . . . . . . . . . +175oC Maximum Lead Temperature (Soldering 10s). . . . . . . . . . . . +300oC
Operating Conditions
Operating Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±4.5V Operating Temperature Range. . . . . . . . . . . . . . . . -55oC to +125oC Input Low Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +0.8V Input High Voltage . . . . . . . . . . . . . . . . . . . . . . . . . 2.4 to VCC+0.3V
Die Characteristics
Gate Count . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1680 Gates
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
TABLE 1. HM- 6642/883 DC ELECTRICAL PERFORMANCE SPECIFICATIONS Device Guaranteed and 100% Tested LIMITS PARAMETER High Level Output Voltage Low Level Output Voltage High Impedance Output Leakage Current Input Leakage Current Standby Supply Current Operating Supply Current SYMBOL VOH (NOTE S 1, 4) CONDITIONS V CC = 4.5V, IO = -1.0mA VCC = 4.5V, IO = +3.2mA V CC = 5.5V, G = 5.5V, V I/O = GND or VCC GROUP A SUBGROUPS 1, 2, 3 TEMPERATURE -55oC TA +125oC -55oC TA +125oC -55oC TA +125oC MIN 2.4 MAX UNITS V
V OL
1, 2, 3
-
0.4
V
IIOZ
1, 2, 3
-1.0
1.0
µA
II
VCC = 5.5V, VI = GND or VCC, P Not Tested V I = VCC or GND, VCC = 5.5V, IO = 0mA V CC = 5.5V, G = GND, G = VCC, (Note 3), f = 1MHz,IO = 0mA, V I = VCC or GND V CC = 4.5V (Note 5)
1, 2, 3
-55oC TA +125oC -55oC TA +125oC -55oC TA +125oC
-1.0
1.0
µA µA
ICCSB
1, 2, 3
-
100
ICCOP
1, 2, 3
-
20
mA
Functional Test
FT
7, 8A, 8B
-55oC TA +125oC
-
-
-
TABLE 2. HM- 6642/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS Device Guaranteed and 100% Tested LIMITS GROUP A SUBGROUPS 9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11 9, 10, 11 HM 6642B/883 TEMPERATURE -55oC TA +125oC -55oC TA +125oC -55oC TA +125oC -55oC TA +125oC -55oC TA +125oC -55oC TA +125oC -55oC TA +125oC MIN 20 25 120 40 HM 6642/883 M AX 220 150 200 UNITS ns ns ns ns ns ns ns
PARAMETE R Address Access Time Output Enable Access Time Chip Enable Access Time Address Setup Time Address Hold Time Chip Enable Low Width Chip Enable High Width
SYMBOL TAV QV TGVQV TELQV TAVE L TELAX TELEH TEHEL
(N OTES 1, 2, 4) CONDITIONS V CC = 4.5V and 5.5V V CC = 4.5V and 5.5V V CC = 4.5V and 5.5V V CC = 4.5V and 5.5V VCC = 4.5V and 5.5V V CC = 4.5V and 5.5V V CC = 4.5V and 5.5V
MAX MIN 140 50 120 20 60 200 150
245
|
|
