Digchip : Database on electronics components
Electronic components database
Search:                      In section:
Member, Distributor  
Log In
Email:
Password:

Details, datasheet, quote on part number:HM-65162/883
 
 
Part:HM-65162/883
Category:Memory => SRAM => Async. SRAM => 16 Kb
Description:2K X 8 Asynchronous CMOS Static RAM
Company:Intersil Corporation
Datasheet:Download HM-65162/883 datasheet   File size : 218 kB
Request For quote:  Find where to buy HM-65162/883
 



Datasheet text preview:
TM
HM-65162/883
2K x 8 Asynchronous CMOS Static RAM
Description
The HM-65162/883 is a CMOS 2048 x 8 Static Random Access Memory manufactured using the Intersil Advanced SAJI V process. The device utilizes asynchronous circuit design for fast cycle time and ease of use. The pinout is the JEDEC 24 pin DIP, and 32 pad 8-bit wide standard which allows easy memory board layouts flexible to accommodate a variety of industry standard PROMs, RAMs, ROMs and EPROMs. The HM-65162/883 is ideally suited for use in microprocessor based systems with its 8-bit word length organization. The convenient output enable also simplifies the bus interface by allowing the data outputs to be controlled independent of the chip enable. Gated inputs lower operating current and also eliminate the need for pull-up or pull-down resistors.
March 1997
Features
· This Circuit is Processed in Accordance to MIL-STD883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1. · Fast Access Time . . . . . . . . . . . . . . . . . . . 70/90ns Max · Low Standby Current. . . . . . . . . . . . . . . . . . . . 50µA Max · Low Operating Current . . . . . . . . . . . . . . . . . 70mA Max · Data Retention at 2.0V . . . . . . . . . . . . . . . . . . . 20µA Max · TTL Compatible Inputs and Outputs · JEDEC Approved Pinout (2716, 6116 Type) · No Clocks or Strobes Required · Wide Temperature Range . . . . . . . . . . -55oC to +125oC · Equal Cycle and Access Time · Single 5V Supply · Gated Inputs
- No Pull-Up or Pull-Down Resistors Required
Ordering Information
70ns/20µ A HM1-65162B /883 HM4-65162B /883 90ns/40µ A HM1-65162/883 HM4-65162/883 90ns/300µA HM1-65162C/883 TEMP. RANGE -55oC to 125oC -55oC to 125oC PACKAGE CERDIP CL CC F24.6 J32.A PKG. NO.
Pinouts
HM-65162/883 (CERDIP) TOP VIEW
A7
HM- 65162/883 (CLCC) TOP VIEW
V CC NC NC NC NC NC
PIN
29 A8 28 A9 27 NC 26 W 25 G 24 A10 23 E 22 DQ7 21 DQ6
DESCRIPTION No Connect Address Input Chip Enable/Power Down Ground Data In/Data Out Power (+5V) Write Enable Output Enable
A7 A6 A5 A4 A3 A2 A1 A0 D Q0
1 2 3 4 5 6 7 8 9
24 VCC 23 A8 22 A9 21 W 20 G 19 A1 0 18 E 17 DQ7 16 DQ6 15 DQ5 14 DQ4 13 DQ3 A6 A5 A4 A3 A2 5 6 7 8 9
4
3
2
1
3 2 31
30
NC A0 - A10 E VSS/GND DQ0 - DQ7 VCC W G
A1 10 A0 11 NC 12 DQ 0 13 1 4 15 16 DQ 1 DQ 2 G ND 17 NC 18 DQ 3 19 DQ 4 20 DQ 5
D Q1 10 D Q2 11 GND 12
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc. Copyright © Intersil Americas Inc. 2002. All Rights Reserved 188
FN3001.1
HM-65162/883 Functional Diagram
A1 A2 A3 A4 A5 A6 A7 RO W ADDRESS BUFFER A 7 RO W DECODER 7 128 COLUMN DECODER AND DATA INPUT / OUTPUT (X8) 4 G A 4 A 128 128 X 128 MEMORY ARRAY 1 OF 8 DQ0 TH RU DQ7
A
8
E
COLUMN ADDRESS BUFFER
W
A0
A8 A9 A10
189
HM-65162/883
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7.0V Input, Output or I/O Voltage . . . . . . . . . . . GND -0.3V to VCC +0.3V Typical Derating Factor . . . . . . . . . .1.5mA/MHz Increase in ICCOP ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1
Thermal Information
Thermal Resistance JA JC CERD IP Package . . . . . . . . . . . . . . . . 48oC/W 8oC/W CLCC Package . . . . . . . . . . . . . . . . . . 66oC/W 12oC/W Maximum Storage Temperature Range . . . . . . . . .-65oC to +150oC Maximum Junction Temperature. . . . . . . . . . . . . . . . . . . . . . +175oC Maximum Lead Temperature (Soldering 10s). . . . . . . . . . . . +300oC
Die Characteristics
Gate Count . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26000 Gates
CAUTIO N: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
Operating Conditions
Operating Voltage Range . . . . . . . . . . . . . . . . . . . . . +4.5V to +5.5V Operating Temperature Range. . . . . . . . . . . . . . . . -55oC to +125oC Input Low Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0V to +0.8V Chip Enable High/Low Time . . . . . . . . . . . . . . . . . . . . . . . 40ns (Min) Input High Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . -2.2V to VCC Data Retention Supply Voltage . . . . . . . . . . . . . . . . . . . 2.0V to 4.5V Input Rise and Fall Time . . . . . . . . . . . . . . . . . . . . . . . . . . 40ns Max
TA BLE 1. 65162/883 DC ELECTRICAL PERFORMANCE SPECIFICATIONS Device Guaranteed and 100% Tested P ARAMETER High Level Output Voltage Low Level Output Voltage High Impedance Output Leakage Current Input Leakage Current S tandby Supply Current SYMBOL VOH1 VOL IIOZ (NOTE 1) CONDITIONS VCC = 4.5V, IO = -1.0mA VCC = 4.5V, IO = 4.0mA VCC = 5.5V, G = 2.2V, or E = 2.2V, VI/O = GND or VCC VCC = 5.5V, VI = GND or VCC HM-65162B /883, IO = 0mA, VCC = 5.5V, E = VCC -0.3V HM-65162/883, IO = 0mA, VCC = 5.5V, E = VCC - 0.3V HM-65162C/883, IO = 0mA, VCC = 5.5V, E = VCC - 0.3V S tandby Supply Current Operating Supply Current E nable Supply Current Data Retention Supply Current IC CSB I CCOP ICCEN I CCDR VCC = 5.5V, IO = 0mA, E = 2.2V VCC = 5.5V, G = 5.5V, (Note 2), f = 1MHz, E = 0.8V VCC = 5.5V, IO = 0mA, E = 0.8V HM-65162B /883, IO = 0mA, VCC = 2.0V, E = VCC - 0.3V HM-65162/883, IO = 0mA, VCC = 2.0V, E = VCC - 0.3V HM-65162C/883, IO = 0mA, VCC = 2.0V, E = VCC - 0.3V Functional Test NOTES: 1. All voltages referenced to device GND. 2. Input pulse levels: 0.8V to VCC - 2.0V; Input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; Output load: 1 TTL gate equivalent, CL = 50pF (min) - for CL greater than 50pF, access time by 0.15ns per pF. 3. TAV QV = TELQV + TAVEL. FT VCC = 4.5V (Note 3) GROUP A SUBGROUPS 1, 2, 3 1, 2, 3 1, 2, 3 LIMITS TEMPERATURE - 55oC TA +125oC - 55oC TA +125oC - 55oC TA +125oC MIN 2.4 -1.0 MA X 0.4 1.0 UNITS V V µA
II ICCSB1
1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 1, 2, 3 7, 8A, 8B
- 55oC TA +125oC - 55oC TA +125oC - 55oC TA +125oC - 55oC TA +125oC - 55oC TA +125oC - 55oC TA +125oC - 55oC TA +125oC - 55oC TA +125oC - 55oC TA +125oC - 55oC TA +125oC - 55oC TA +125oC
-1.0 -
1.0 50 100 900 8 70 70 20 40 300 -
µA µA µA µA mA mA mA µA µA µA -
190