Details, datasheet, quote on part number: HY57V658020BTC-10SI
CategoryMemory => DRAM => SDR SDRAM => 64 Mb
CompanyHynix Semiconductor
DatasheetDownload HY57V658020BTC-10SI datasheet
Find where to buy


Features, Applications

The Hynix a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the Mobile applications which require low power consumption and extended temperature range. HY57V658020B is organized HY57V658020B is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL. Programmable options include the length of pipeline (Read latency or 3), the number of consecutive read or write cycles initiated by a single control command (Burst length 1,2,4,8 or Full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined design is not restricted a `2N` rule.)


Single 3.3ħ0.3V power supply All device pins are compatible with LVTTL interface JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin pitch All inputs and outputs referenced to positive edge of system clock Data mask function by DQM Internal four banks operation Auto refresh and self refresh 4096 refresh cycles / 64ms Programmable Burst Length and Burst Type or Full page for Sequential Burst or 8 for Interleave Burst Programmable CAS Latency 2, 3 Clocks

This document is a general product description and is subject to change without notice. Hynix semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 0.2/Nov. 01


PIN CLK CKE ~ A11 Clock Enable Chip Select Bank Address Row Address Strobe, Column Address Strobe, Write Enable Data Input/Output Mask Data Input/Output Power Supply/Ground Data Output Power/Ground No Connection PIN NAME DESCRIPTION The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh Enables or disables all inputs except CLK, CKE and DQM Selects bank to be activated during RAS activity Selects bank to be read/written during CAS activity Row Address ~ RA11, Column Address ~ CA8 Auto-precharge flag : A10 RAS, CAS and WE define the operation Refer function truth table for details Controls output buffers in read mode and masks input data in write mode Multiplexed data input / output pin Power supply for internal circuits and input buffers Power supply for output buffers No connection

2Mx8 Bank3 Row Pre Decoders 2Mx8 Bank 2 X decoders 2Mx8 Bank 1 X decoders 2Mx8 Bank 0 X decoders DQ0 DQ1 I/O Buffer & Logic Sense AMP & I/O Gate


Related products with the same datasheet
Some Part number from the same manufacture Hynix Semiconductor
HY57V658021 8mx8 Bit Synchronous DRAM Series
HY57Y281620HCLT 4 Banks X 2M X 16bits Synchronous DRAM
HY5DU121622LT 512M(32Mx16) DDR Sdram
HY5DU12422LT 512M(128Mx4) DDR Sdram

GM71VS65403C/CLT-6 :

HY57V641620HGT-7 : 2 Banks X 512k X 16 Bit Synchronous DRAM

HY62SF16403A-I : Super Low Power Slow SRAM 256Kx16bit Full CMOS SRAM

HY62V8200BLLSR-I : 256Kx8bit CMOS SRAM

HYM71V8635HCT6-75 :

HYMD1167258 : 128 MB 16Mx72 Unbuffered DDR Sdram Dimm

HYMD216646L6-H : 128 MB 16Mx64 Bits Unbuffered DDR Sdram Dimm

HYMD264646C8J-J : 512 MB

HY27SF161G2M-VIS : 1gbit (128mx8bit / 64mx16bit) NAND Flash Memory

HY57V121620T-S : 2 Banks x 512K x 16 Bit Synchronous DRAM

HY29F800ATG-70I : 8 Megabit (1mx8/512kx16), 5 Volt-only, Flash Memory

Same catergory

CY7C1381C-100AC : Standart Synchronous SRAM. Fast access times: 8.5 ns Fast clock speed: 117, 100 MHz Provide high-performance 2-1-1-1 access rate Optimal for depth expansion 3.3V (­5%/+10%) power supply Separate VDDQ for or 2.5V I/O Common data inputs and data outputs Byte Write Enable and Global Write control Chip enable for address pipeline Address, data and control registers Internally self-timed.

EDS1232AASE : . The a 128M bits SDRAM organized as 1,048,576 words × 32 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. It is packaged in 90-ball FBGA (µBGA). DQ26 DQ24 VSS VDD DQ23 DQ21 VDDQ VSSQ DQ22 DQ20 VDDQ DQ17 DQ18 VDDQ NC BA0 /CAS VDD DQ1 DQ16 VSSQ DQM2 VDD A0 BA1 /CS A1 A11 /RAS 3.3V power supply Clock frequency:.

HY29F800 : 8M. 8 Megabit (1Mx8/512Kx16), 5 Volt-only, Flash Memory. KEY n 5 Volt Read, Program, and Erase ­ Minimizes system-level power requirements n High Performance ­ Access times as fast ns n Low Power Consumption 20 mA typical active read current in byte mode, 28 mA typical in word mode 35 mA typical program/erase current 5 µA maximum CMOS standby current n Compatible with JEDEC Standards ­ Package, pinout and command-set.

HYS72V2100GCU-10 : 3.3v 2m X 64-bit Sdram Module 3.3v 2m X 72-bit Sdram Module. x 64-Bit SDRAM Module x 72-Bit SDRAM Module 168 pin unbuffered DIMM Modules 168 Pin JEDEC Standard, Unbuffered 8 Byte Dual-In-Line SDRAM Module for PC main memory applications 1 bank x 72 organisation Optimized for byte-write non-parity or ECC applications Fully PC66 layout compatible JEDEC standard Synchronous DRAMs (SDRAM) Performance: -10 fCK tAC Max.

IDT709269 : Multiport->256K. Synchronous Pipelined Dual-port Static RAM: 16kx16.

M29F200BT : Industry Standard Single Supply 5V. 2 Mbit (256KB X8 or 128KB X16, Boot BLOCK) Single Supply Flash Memory.

MCM6343 : 256k X 15 Bit 3.3 V Asynchronous Fast Static RAM. The a 4,194,304­bit static random access memory organized as 262,144 words of 16 bits. Static design eliminates the need for external clocks or timing strobes. The MCM6343 is equipped with chip enable (E), write enable (W), and output enable (G) pins, allowing for greater system flexibility and eliminating bus contention problems. Separate byte enable.

SST39LF080-55-4C-EI : Multi-Purpose Flash (MPF). Voltage = 3 to 3.6 ;; Density = 8Mb ;; Organization = 1Mb X 8 ;; Speed = 55 NS ;; Temp. = Commercial ;; Package = TSOP-1.

TMS28F004AFB : ti TMS28F004AFB, 524 288 BY 8-Bit Auto-select Boot-block Flash Memory.

WS57C191C- : WS57C191C/291C Military High Speed 2K X 8 CMOS Prom/rPROM. The is an extremely High Performance 16K UV Erasable Electrically Re-Programmable Read Only Memory (RPROM). It is manufactured in an advanced CMOS technology which enables it to operate at Bipolar PROM speeds while consuming only 25% of the power required by its Bipolar counterparts. The WS57C191C/291C is also configured in the standard Bipolar PROM.

S71NS128JC0 : Stacked Multi-Chip Product (MCP) 128 Megabit (8M x 16 bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst-mode Multi-plexed Flash Memory with 64Megabit (4M x 16-Bit) CellularRAM.

CAT15002 : The CAT15002 (see table below) is a memory and supervisory solution for microcontroller based systems. A CMOS serial EEPROM memory and a system power supervisor with brown-out protection are integrated together. Memory interface is via SPI bus serial interface. The CAT15002 provides a precision VCC sense circuit with two reset output options: CMOS active.

H55S2532JFR-60M : 8M X 32 SYNCHRONOUS DRAM, 5.4 ns, PBGA90. s: Memory Category: DRAM Chip ; Density: 268435 kbits ; Number of Words: 8000 k ; Bits per Word: 32 bits ; Package Type: 8 X 13 MM, 1 MM HEIGHT, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, FBGA-90 ; Pins: 90 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 5.4 ns ; Operating Temperature: -30 to 85 C (-22.

HY27UK08BGFM-TCB : 4G X 8 FLASH 3.3V PROM, 25000 ns, PDSO48. s: Memory Category: Flash, PROM ; Density: 34359738 kbits ; Number of Words: 4000000 k ; Bits per Word: 8 bits ; Package Type: TSOP, 12 X 20 MM, 2.30 MM HEIGHT, PLASTIC, TSOP1-48 ; Pins: 48 ; Supply Voltage: 3.3V ; Access Time: 25000 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

IDT71P72604S200BQGI : 512K X 36 QDR SRAM, 0.45 ns, PBGA165. s: Memory Category: SRAM Chip ; Density: 18874 kbits ; Number of Words: 512 k ; Bits per Word: 36 bits ; Package Type: 13 X 15 MM, 1 MM PITCH, GREEN, FBGA-165 ; Pins: 165 ; Supply Voltage: 1.8V ; Access Time: 0.4500 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F).

M65KA512AB83T : 32M X 16 SYNCHRONOUS DRAM, 6 ns, UUC. s: Memory Category: DRAM Chip ; Density: 536871 kbits ; Number of Words: 32000 k ; Bits per Word: 16 bits ; Package Type: WAFER ; Supply Voltage: 1.8V ; Access Time: 6 ns ; Operating Temperature: -25 to 85 C (-13 to 185 F).

72V3672L10PF8 : 8K X 36 BI-DIRECTIONAL FIFO, 6.5 ns, PQFP120. s: Memory Category: FIFO ; Density: 295 kbits ; Number of Words: 8 k ; Bits per Word: 36 bits ; Package Type: TQFP, TQFP-120 ; Pins: 120 ; Logic Family: CMOS ; Supply Voltage: 3.3V ; Access Time: 6.5 ns ; Cycle Time: 10 ns ; Operating Temperature: 0 to 70 C (32 to 158 F).

0-C     D-L     M-R     S-Z