|
Details, datasheet, quote on part number:HMS88T3264
| |
Datasheet text preview:
HMS88T3264
HMS88T3264 (its cord name LARES), one of the Hynix Semiconductor's Smart Card IC products, has the following features. LARES names from Roman ancestral spirits protecting descendants and homes.
1 General Features
8-bit 80C51 compatible CPU Default mode: 4 clocks per instruction cycle Double clock rate of external clock Multiple source vectorized interrupt system with two priority levels Multiple source reset system High reliable EEPROM for both data storage and program execution 64 byte per a page 64 byte OTP page Bytewise EEPROM programming and read access EEPROM endurance: 1,000,000 cycles per byte EEPROM data retention: 10 years EEPROM management library (EML) with intelligent write algorithm Power saving IDLE mode Low power SLEEP mode Serial interface according to ISO/IEC 7816-3 (1997) Pad configuration according to ISO/IEC 7816: VDD, VSS, CLK, RST and I/O1
2 Product Specific Features
1MHz to 8MHz operating clock frequency range for program execution from both ROM and EEPROM 32Kbyte User ROM 64Kbyte EEPROM 256Byte IRAM 1Kbyte XRAM Interrupt module for I/O interface and peripherals UART supporting ISO standard protocols T = 0 and T = 1 True random number generator in hardware 2.7V to 5.5V extended operating voltage range ESD protection > 5KV
HMS88T3242
3 Security Features
Data encryption according to T-DES standard ROM code not visible due to implantation Low/High supply voltage detector Low clock frequency detector Metal shield detector Internal power-on-reset Unique chip identification number for each chip Security optimized layout Blocking move code from EEPROM Memory data encryption: IRAM, XRAM, ROM and EEPROM Memory address encryption: ROM and EEPROM Memory address scrambling: ROM Memory segmentation Random waitstate generator Current scrambling against dynamic power analysis (DPA)
4 Future Extension
Memory space extension Crypto coprocessor Contact-less interface
Preliminary
5 Development Environment Support
System development kit
6 PAD Description
Table 6.1 PAD Definitions and Functions
PAD name VDD RST CLK
Function Operating voltage Reset input Processor clock input
HMS88T3264
GND I/O1 I/O2
Ground Bi-directional data port 1 Bi-directional data port 2
|
|
