Details, datasheet, quote on part number: GS8322Z36C-200I
PartGS8322Z36C-200I
CategoryMemory => Memory Chips => 6329651
Title1M X 36 ZBT SRAM, 2.7 ns, PBGA119
Description
CompanyGSI Technology
DatasheetDownload GS8322Z36C-200I datasheet
Specifications 
Memory CategorySRAM Chip
Density37749 kbits
Number of Words1000 k
Bits per Word36 bits
Package Type14 X 22 MM, 1.27 MM PITCH, FPBGA-119
Pins119
Logic FamilyCMOS
Supply Voltage2.5V
Access Time2.7 ns
Operating Temperature-55 to 125 C (-67 to 257 F)

 

Features, Applications

NBT (No Bus Turn Around) functionality allows zero wait Read-Write-Read bus utilization; fully pin-compatible with both pipelined and flow through NtRAMTM, NoBLTM and ZBTTM SRAMs V +10%/10% core power supply 3.3 V I/O supply User-configurable Pipeline and Flow Through mode ZQ mode pin for user-selectable high/low output drive IEEE 1149.1 JTAG-compatible Boundary Scan LBO pin for Linear or Interleave Burst mode Pin-compatible with 4Mb, 9Mb, and 18Mb devices Byte write operation (9-bit Bytes) 3 chip enable signals for easy depth expansion ZZ Pin for automatic power-down JEDEC-standard or 209-Bump BGA package

Because is a synchronous device, address, data inputs, and read/write control inputs are captured on the rising edge of the input clock. Burst order control (LBO) must be tied to a power rail for proper operation. Asynchronous inputs include the Sleep mode enable (ZZ) and Output Enable. Output Enable can be used to override the synchronous control of the output drivers and turn the RAM's output drivers off at any time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex offchip write pulse generation required by asynchronous SRAMs and simplifies input signal timing. The GS8322Z18/36/72 may be configured by the user to operate in Pipeline or Flow Through mode. Operating as a pipelined synchronous device, in addition to the rising-edgetriggered registers that capture input signals, the device incorporates a rising edge triggered output register. For read cycles, pipelined SRAM output data is temporarily stored by the edge-triggered output register during the access cycle and then released to the output drivers at the next rising edge of clock. The GS8322Z18/36/72 is implemented with GSI's high performance CMOS technology and is available in a JEDECstandard or 209-bump BGA package.

The a 36Mbit Synchronous Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other pipelined read/double late write or flow through read/ single late write SRAMs, allow utilization of all available bus bandwidth by eliminating the need to insert deselect cycles when the device is switched from read to write cycles.

tKQ(x18/x36) tKQ(x72) tCycle Curr (x18) Curr (x36) Curr (x72) tKQ tCycle Curr (x18) Curr (x36) Curr (x72) -225M Unit ns mA

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

DQG DQPG DQC NC DQH DQPD DQD 2 DQG DQPC DQC NC DQH DQPH DQD BC BH VSS VDDQ VSS VDDQ VSS VDDQ CK VDDQ VSS VDDQ VSS VDDQ VSS NC A TMS BD NC VDDQ VSS VDDQ VSS VDDQ NC VDDQ VSS VDDQ VSS VDDQ NC A TDI A NC VDD VSS VDD VSS VDD VSS VDD VSS VDD VSS VDD A 6 ADV E1 G VDD ZQ MCH MCL MCH CKE FT MCL MCH ZZ VDD LBO A NC VDD VSS VDD VSS VDD VSS VDD VSS VDD VSS VDD BE NC VDDQ VSS VDDQ VSS VDDQ NC VDDQ VSS VDDQ VSS VDDQ NC A TDO BF BA VSS VDDQ VSS VDDQ VSS VDDQ NC VDDQ VSS VDDQ VSS VDDQ VSS NC A TCK 10 DQB DQPF DQF NC DQA DQPA DQE 11 DQB DQPB DQF NC DQA DQPE DQE

Description
Address field LSBs and Address Counter Preset Inputs Address Inputs

Byte Write Enable for DQA, DQB I/Os; active low Byte Write Enable for DQC, DQD I/Os; active low Byte Write Enable for DQE, DQF, DQG, DQH I/Os; active low No Connect Clock Input Signal; active high Chip Enable; active low Chip Enable; active low Chip Enable; active high Output Enable; active low Burst address counter advance enable Sleep Mode control; active high Flow Through or Pipeline mode; active low Linear Burst Order mode; active low Must Connect High Must Connect High Must Connect Low Write Enable; active low FLXDrive Output Impedance Control Low = Low Impedance [High Drive], High = High Impedance [Low Drive] Clock Enable; active low


 

Related products with the same datasheet
GS8322Z36B-225T
GS8322Z36B-225V
GS8322Z36B-225VT
GS8322Z36B-250
GS8322Z36B-250I
GS8322Z36B-250IT
GS8322Z36B-250IV
GS8322Z36B-250IVT
GS8322Z36B-250T
GS8322Z36B-250V
GS8322Z36B-250VT
GS8322Z36C-133
Some Part number from the same manufacture GSI Technology
GS8322Z36C-200IT Specifications: Memory Category: SRAM Chip ; Density: 37749 kbits ; Number of Words: 1000 k ; Bits per Word: 36 bits ; Package Type: 14 X 22 MM, 1.27 MM PITCH, FPBGA-119 ; Pins: 119 ; Logic Family: CMOS

GS8160F18T-7.5 : Sychronous Burst

GS88218AD-166 : Sychronous Burst

GS8320ZV36GT-150 : 36Mb Pipelined and Flow Through Synchronous NBT Srams

GS816033GT-250I : 512K X 32 CACHE SRAM, 7.5 ns, PQFP100 Specifications: Memory Category: SRAM Chip ; Density: 16777 kbits ; Number of Words: 512 k ; Bits per Word: 32 bits ; Package Type: TQFP, TQFP-100 ; Pins: 100 ; Supply Voltage: 2.5V ; Access Time: 7.5 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F)

GS8161Z18DGT-375I : 1M X 18 ZBT SRAM, 6.5 ns, PQFP100 Specifications: Memory Category: SRAM Chip ; Density: 18874 kbits ; Number of Words: 1000 k ; Bits per Word: 18 bits ; Package Type: TQFP, ROHS COMPLIANT, TQFP-100 ; Pins: 100 ; Logic Family: CMOS ; Supply Voltage: 2.5V ; Access Time: 6.5 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F)

GS8161ZV18AT-250I : 1M X 18 ZBT SRAM, 5 ns, PBGA165 Specifications: Memory Category: SRAM Chip ; Density: 18874 kbits ; Number of Words: 1000 k ; Bits per Word: 18 bits ; Package Type: 13 X 15 MM, 1 MM PITCH, FBGA-165 ; Pins: 165 ; Logic Family: CMOS ; Supply Voltage: 1.8V ; Access Time: 5 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

GS8320V18GT-150IT : 2M X 18 CACHE SRAM, 8.5 ns, PQFP100 Specifications: Memory Category: SRAM Chip ; Density: 37749 kbits ; Number of Words: 2000 k ; Bits per Word: 18 bits ; Package Type: TQFP, LEAD FREE, TQFP-100 ; Pins: 100 ; Supply Voltage: 1.8V ; Access Time: 8.5 ns ; Operating Temperature: -40 to 85 C (-40 to 185 F)

GS8321Z18AD-375I : ZBT SRAM, PBGA165 Specifications: Memory Category: SRAM Chip ; Package Type: FPBGA-165 ; Pins: 165

GS8321Z18GE-200V : ZBT SRAM, PBGA165 Specifications: Memory Category: SRAM Chip ; Package Type: FPBGA-165 ; Pins: 165

GS8321Z32E-133T : ZBT SRAM, PBGA165 Specifications: Memory Category: SRAM Chip ; Package Type: FPBGA-165 ; Pins: 165

GS8662T10BD-450I : 8M X 8 DDR SRAM, 0.45 ns, PBGA165 Specifications: Memory Category: SRAM Chip ; Density: 67109 kbits ; Number of Words: 8000 k ; Bits per Word: 8 bits ; Package Type: 13 X 15 MM, 1 MM PITCH, FPBGA-165 ; Pins: 165 ; Supply Voltage: 1.8V ; Access Time: 0.4500 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

 
0-C     D-L     M-R     S-Z