|Category||Communication => Security & Smart Card => Security|
|Description||Secure Serial Flash, ISO 7816|
|Datasheet||Download X76F400 datasheet
FEATURES 64-bit Password Security One Array (496 Bytes) Two Passwords (16 Bytes) --Read Password --Write Password Programmable Passwords Retry Counter Register --Allows 8 tries before clearing of the array 32-bit Response to Reset (RST Input) 8 byte Sector Write mode 1MHz Clock Rate 2 wire Serial Interface Low Power CMOS to 5.5V operation --Standby current Less than 1µA --Active current less than 3 mA High Reliability Endurance: --100,000 Write Cycles Data Retention: 100 years Available in: --8 lead PDIP, SOIC,TSSOP and Smart Card Module
The is a Password Access Security Supervisor, containing one 3968-bit Secure SerialFlash array. Access to the memory array can be controlled by two 64-bit passwords. These passwords protect read and write operations of the memory array. The X76F400 features a serial interface and software protocol allowing operation on a popular two wire bus. The bus signals are a clock Input (SCL) and a bidirectional data input and output (SDA). The X76F400 also features a synchronous response to reset providing an automatic output of a hard-wired 32-bit data stream conforming to the industry standard for memory cards. The X76F400 utilizes Xicor's proprietary Direct WriteTM cell, providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years.
CS SCL INTERFACE Interface LOGIC Logic PASSWORD ARRAY Password Array AND PASSWORD and Password VERIFICATION LOGIC CHIP ENABLE DATA TRANSFER Data Transfer ARRAY ACCESS Array Access ENABLE Enable8K BYTE SerialFlash ARRAY Erase Logic ARRAY 0 (PASSWORD PROTECTED)
496 Byte 32 BYTE SerialFlash ARRAY EEPROM Array
PIN DESCRIPTIONS Serial Clock (SCL) The SCL input is used to clock all data into and out of the device. Serial Data (SDA) SDA is an open drain serial data input/output pin. During a read cycle, data is shifted out on this pin. During a write cycle, data is shifted in on this pin. In all other cases, this pin in a high impedance state. Reset (RST) RST is a device reset pin. When RST is pulsed high the X76F400 will output 32 bits of fixed data which conforms to the standard for "synchronous response to reset". The part must not in a write cycle for the response to reset to occur. See Figure 7. If there is power interrupted during the Response to Reset, the response to reset will be aborted and the part will return to the standby state. The response to reset is "mask programmable" only! DEVICE OPERATION The X76F400 memory array consists of sixty-two 8-byte sectors. Read or write access to the array always begins at the first address of the sector. Read operations then can continue indefinitely. Write operations must total 8 bytes. There are two primary modes of operation for the X76F400; Protected READ and protected WRITE. Protected operations must be performed with one of two 8-byte passwords. The basic method of communication for the device is generating a start condition, then transmitting a command, followed by the correct password. All parts will be shipped from the factory with all passwords equal to `0'. The user must perform ACK Polling to determine the validity of the password, before starting a data transfer (see Acknowledge Polling.) Only after the correct password is accepted and a ACK polling has been performed, can the data transfer occur. To ensure the correct communication, RST must remain LOW under all conditions except when running a "Response to Reset sequence". Data is transferred in 8-bit segments, with each transfer being followed by an ACK, generated by the receiving device. If the in a nonvolatile write cycle a "no ACK" (SDA=High) response will be issued in response to loading of the command byte. If a stop is issued prior to
the nonvolatile write cycle the write operation will be terminated and the part will reset and enter into a standby mode. The basic sequence is illustrated in Figure 1. PIN NAMES SymbolDescription
Serial Data Input/Output Serial Clock Input Reset Input Supply Voltage Ground No Connect
After each transaction is completed, the X76F400 will reset and enter into a standby mode. This will also be the response if an unsuccessful attempt is made to access a protected array.
Figure 1. X76F400 Device Operation LOAD COMMAND/ADDRESS BYTE Start Condition All commands are preceeded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The X76F400 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met. A start may be issued to terminate the input of a control byte or the input data to be written. This will reset the device and leave it ready to begin a new read or write command. Because of the push/pull output, a start cannot be generated while the part is outputting data. Starts are inhibited while a write is in progress. Stop Condition All communications must be terminated by a stop condition. The stop condition is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to reset the device during a command or data input sequence and will leave the device in the standby power mode. As with starts, stops are inhibited when outputting data and while a write is in progress. Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. The X76F400 will respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write condition have been selected, the X76F400 will respond with an acknowledge after the receipt of each subsequent eight-bit word.
Retry Counter The X76F400 contains a retry counter. The retry counter allows 8 accesses with an invalid password before any action is taken. The counter will increment with any combination of incorrect passwords. If the retry counter overflows, the memory area and both of the passwords are cleared If a correct password is received prior to retry counter overflow, the retry counter is reset and access is granted. Device Protocol The X76F400 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as a receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X76F400 will be considered a slave in all applications.
Clock and Data Conventions Data states on the SDA line can change only during SCL LOW. SDA changes during SCL HIGH are reserved for indicating start and stop conditions. Refer to Figure 2 and Figure 3.
|Some Part number from the same manufacture Fairchild Semiconductor|
|X76F641 Secure Serial Flash, ISO 7816|
|X84041 4k Bit MPS EePROM|
|X84129 128k High Speed, 10 Mhz, MPS|
|X84161 16k High Speed 10 MHZ MPS|
|X84256 256k High Speed, 10 MHZ MP|
|X84641 64k High Speed, 10 Mhz, MPS|
|X9015 Single 32 Tap Xdcp, Low Power Increment/decrement Interface Single Supply, Volatile|
|X9110 Single Digitally-controlled Xdcp, Spi Interface, Dual Supply|
|X9111 Single Digitally-controlled Xdcp, Spi Interface, Single Supply|
|X9116 Single 16 Tap Xdcp, Low Power Increment/decrement Interface Single Supply|
|X9118 Single Digitally-controlled Xdcp, Serial Two-wire Interface, Dual Supply|
|X9119 Single Digitally-controlled Xdcp, Serial Two-wire Interface, Single Supply|
|X9221 Dual 64 Tap XDCP Two-wire Interface Single Supply|
|X9241 Quad 64 Tap Xdcp, Two-wire Interface Single Supply|
|X9250 Quad 256 Tap Xdcp, Low Power, Spi Interface, Dual Supply|
|X9258 Quad 256 Tap Xdcp, Low Power, Two-wire Interface, Dual Supply|
|X9312 Single 100 Tap Xdcp, 1k Ohm Increment/decrement Interface 0-15v Terminal Voltage Single Supply|
|X9313 Single 32 Tap XDCP Increment/decrement Interface Single Supply|
|X9315 Single 32 Tap Xdcp, Low Power Increment/decrement Interface Single Supply|
|X9317 Single 100 Tap Xdcp, Low Power Increment/decrement Interface Single Supply|
|X9400Y Quad 64 Tap Xdcp, Low Power Spi Interface, Dual Supply|
BC184LC : Silicon NPN Small Signal Transistor
FS6S0965R : Fairchild Power Switch(sps)
KST5551 : Epitaxial NPN Epitaxial Silicon Transistor
MM74C927N : CMOS/BiCMOS->4000 Family 4-Digit Counters With Multiplexed 7-Segment Output Drivers
FAN7602N : Green Current Mode PWM Controller
KSC2786YTA : Rf Transistor (bjt) Discrete Semiconductor Product 20mA 20V 250mW NPN; TRANSISTOR NPN 20V 20MA TO-92S Specifications: Frequency - Transition: 600MHz ; Noise Figure (dB Typ @ f): 3dB ~ 5dB @ 100MHz ; Current - Collector (Ic) (Max): 20mA ; DC Current Gain (hFE) (Min) @ Ic, Vce: 120 @ 1mA, 6V ; Transistor Type: NPN ; Voltage - Collector Emitter Breakdown (Max): 20V ; Gain: 18dB ~ 22dB ; Power - Max: 25
KA7805IT : 5 V FIXED POSITIVE REGULATOR, PSFM3 Specifications: Regulator Type: Standard ; Output Polarity: Positive ; Output Voltage Type: Fixed ; Package Type: Other, TO-220, 3 PIN ; Life Cycle Stage: ACTIVE ; Output Voltage: 4.75 to 5.25 volts ; IOUT: 1 amps ; VIN: 7 to 25 volts
UF4007T50R : 1 A, 1000 V, SILICON, SIGNAL DIODE, DO-41 Specifications: Package: D4, 2 PIN ; Number of Diodes: 1 ; IF: 1000 mA
1241 : Uncooled Laser Transmitter. Backward compatible with 1227/1229/1238-Type Laser Transmitters Space-saving, self-contained, 20-pin DIP Uses field-proven, reliable InGaAsP MQW laser Requires single 5 V power supply SONET/SDH compatible Uncooled laser with automatic optical power control for constant output power over case temperature range No thermoelectric cooler required; reduces.
EM91465 : Tone/pulse Dialer With LCD Interface And I.p.p. Detect Function. TONE/PULSE SWITCHABLE DIALER WITH LCD INTERFACE AND I.P.P. DETECT FUNCTION The is a series of tone/pulse switchable dialers that is composed of T/P dialer and T/P dialer with 13 set memories. The EM91465 provide modern LCD driver's series data output port, which can display modern function operating icons. The EM91465 series provide necessary functions.
LCDA15TB : Low Capacitance TVS Diode Array For High-speed Data Interfaces. Low Capacitance TVS Diode Array For High-Speed Data Interfaces The LCDA series of TVS arrays are designed to protect sensitive electronics from damage or latch-up due to ESD and other voltage-induced transient events. Each device will protect two high-speed lines. They are available with operating voltages 12V, 15V and 24V. They are bidirectional devices.
M68749 : RF Power Module For 380-400MHz, 12.5V, 5W Digital Mobile Radio. PIN: 1 Pin : RF INPUT 2 VBB : BASE BIAS SUPPLY 1st. DC SUPPLY 2nd. DC SUPPLY : RF OUTPUT 6 GND: FIN ABSOLUTE MAXIMUM RATINGS (Tc=25°C unless otherwise noted) Symbol VCC VBB ICC Pin (max) PO (max) TC (OP) Tstg Parameter Supply voltage Bias voltage Total current Input power Output power Operation case temperature Storage temperature Conditions VCC13.2V.
MK2716 : HDTV Clock Synthesizer. The is a low cost, low jitter, high performance clock synthesizer designed to produce the 74.176 MHz and 74.25 MHz clocks necessary for HDTV systems. Using analog PhaseLocked Loop (PLL) techniques, the device accepts a 27 MHz clock or fundamental crystal input. The zero ppm synthesis error exactly locks the display to the digital stream. MicroClock.
ML7036 : Echo CANceller With Dual Codecs For Hands-free.
MSM7575 : Multi-function PCM Codec. This version: Aug. 1999 MSM7575 Previous version: Jan. 1998 The MSM7575, developed for advanced digital cordless telephone systems, is a single channel full duplex CODEC which performs mutual transcoding between the analog voice band signal and the 64 kbps PCM serial data. This device performs DTMF tone and several kinds of tone generation, transmit/receive.
S3063 : Sonet/sdh/atm Oc-48 Differential 16:1 Transmitter. SONET/SDH/ATM OC-48 DIFFERENTIAL 1:16 RECEIVER BiCMOS LVPECL OC-12 CLOCK GENERATOR 1:16 SONET/SDH/ATM OC-48 DIFFERENTIAL TRANSMITTER ANDRECEIVER RECEIVER GENERAL Micro-power Bipolar technology Complies with Bellcore and ITU-T s Supports 2.488 Gbps (OC-48) Interface to both LVPECL and TTL logic 16-bit Differential LVPECL data path Compact 100 TQFP/TEP.
S558-5999-36 : LAN Magnetic. XFMR Module, 10/100Base-TX. Meets all IEEE 802.3 standards including 350µH with 8mA bias Operating temperature 70° C Low profile, surface mount packaging rated 225° C peak IR reflow temperature Designed for use with a variety of 10/100 transceiver ICs Minimum interwinding breakdown voltage of 1500 Vrms Insertion Loss dB max Return Loss dB min Common to Differential Mode Rejection.
SA900BE : Modulator. SA900; I/q Transmit Modulator;; Package: SOT313-2 (LQFP48).
SC26C562 : Protocol Controllers. SC26C562; CMOS Dual Universal Serial Communications Controller (CDUSCC).
SC26C92 : SC26C92; Dual Universal Asynchronous Receiver/transmitter (DUART). Product Supersedes data of 1998 Nov 09 IC19 Data Handbook 2000 Jan 31 The is a pin and function replacement for the SCC2692 and SCN2681 with added and deeper FIFOs. Its configuration on power up is that of the 2692. Its differences from the 2692 are: 8 character receiver, 8 character transmit FIFOs, watch dog timer for each receiver, mode register 0 is added,.
ST16C1550 : Uart With 16-Byte Fifos. The ST16C1550 and ST16C1551 UARTs (here on denoted as the ST16C155X) are improved versions of the SSI 73M155X and SSI 73M2550 UART with higher operating speed and lower access time. The ST16C155X provides enhanced UART functions with 16 byte FIFOs, a modem control interface, independent programmable baud rate generators with clock rates to 1.5 Mbps.
W681511 : = 4.5~5.5V Single-channel Voiceband Codec ;; Package = Sop 20. The is a general-purpose single channel PCM CODEC with pin-selectable µ-Law or A-Law companding. The device is compliant with the ITU G.712 . It operates off of a single +5V power supply and is available in 20-pin PDIP, SOG, SSOP, and TSSOP package options. Functions performed include digitization and reconstruction of voice signals, and band limiting.
CC2430 : The CC2430 comes in three different versions: CC2430-F32/64/128, with 32/64/128 KB of flash memory respectively. The CC2430 is a true System-on-Chip (SoC) solution specifically tailored for IEEE 802.15.4 and ZigBee™ applications. It enables ZigBee™ nodes to be built with very low total bill-of-material costs. The CC2430 combines the excellent performance.