|
|
Part: 74VCX162374MTD
Category:
Description: Low Voltage 16-Bit D-type Flip-flop With 3.6V Tolerant Inputs And Outputs And 26 Ohm Series Resistors in Outputs
Company: Fairchild Semiconductor
Datasheet: Download 74VCX162374MTD datasheet File size : 110 kB
Request For quote: Find where to buy 74VCX162374MTD
Datasheet text preview:
74VCX162374 Low Voltage 16-Bit D-Type Flip-Flop
January 2000 Revised January 2000
74VCX162374 Low Voltage 16-Bit D-Type Flip-Flop with 3.6V Tolerant Inputs and Outputs and 26 Series Resistors in Outputs
General Description
The VCX162374 contains sixteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and output enable (OE) are common to each byte and can be shorted together for full 16-bit operation. The VCX162374 is also designed with 26 series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers and bus transceivers/transmitters. The 74VCX162374 is designed for low voltage (1.65V to 3.6V) VCC applications with I/O compatibility up to 3.6V. The 74VCX162374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.
Features
s 1.65V3.6V VCC supply operation s 3.6V tolerant inputs and outputs s 26 series resistors in outputs s tPD (CLK to O n) 3.4 ns max for 3.0V to 3.6V VCC 4.8 ns max for 2.3V to 2.7V VCC 9.6 ns max for 1.65V to 1.95V VCC s Power-off high impedance inputs and outputs s Supports live insertion and withdrawal (Note 1) s Static Drive (IOH/IOL) ±12 mA @ 3.0V VCC ±8 mA @ 2.3V VCC ±3 mA @ 1.65V VCC s Uses patented noise/EMI reduction circuitry s Latch-up performance exceeds 300 mA s ESD performance: Human body model > 2000V Machine model > 200V
Note 1: To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.
Ordering Code:
Order Number 74VCX162374MTD Package Number MTD48 Package Descriptions 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.
Logic Symbol
Pin Descriptions
Pin Names OEn CP n I0I15 O0O15 Description Output Enable Input (Active LOW) Clock Pulse Input Inputs Outputs
© 2000 Fairchild Semiconductor Corporation
DS500235
www.fairchildsemi.com
74VCX162374
Connection Diagram
Truth Tables
Inputs CP 1 Outputs I0I7 H L X X O0O7 H L O0 Z Outputs I8I15 H L X X O8O15 H L O0 Z
L X
OE1 L L L H Inputs
CP 2
L X
OE2 L L L H
H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial (HIGH or LOW, inputs may not float) Z = High Impedance O0 = Previous O0 before HIGH-to-LOW of CP
Functional Description
The 74VCX162374 consists of sixteen edge-triggered flipflops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each clock has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flipflop will store the state of their individual I inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CPn) transition. With the Output Enable (OEn) LOW, the contents of the flip-flops are available at the outputs. When OEn is HIGH, the outputs go to the high impedance state. Operations of the OEn input does not affect the state of the flip-flops.
Logic Diagram
Byte 1 (0:7)
Byte 2 (8:15)
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74VCX162374
Absolute Maximum Ratings(Note 2)
Supply Voltage (VCC) DC Input Voltage (VI) Output Voltage (VO) Outputs 3-STATED Outputs Active (Note 3) DC Input Diode Current (IIK) VI VC C DC Output Source/Sink Current (IOH/IOL) DC VCC or GND Current per Supply Pin (ICC or GND) Storage Temperature Range (TSTG) ±100 mA -65°C to +150°C ±50 mA -50 mA +50 mA -50 mA -0.5V to +4.6V -0.5V to VCC +0.5V -0.5V to +4.6V -0.5V to +4.6V
Recommended Operating Conditions (Note 4)
Power Supply Operating Data Retention Only Input Voltage Output Voltage (VO) Output in Active States Output in "OFF" State Output Current in IOH/IOL VCC = 3.0V to 3.6V VCC = 2.3V to 2.7V VCC = 1.65V to 2.3V Free Air Operating Temperature (TA) Minimum Input Edge Rate (t/V) VIN = 0.8V to 2.0V, VCC = 3.0V 10 ns/V
Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. Note 3: IO Absolute Maximum Rating must be observed. Note 4: Floating or unused inputs must be held HIGH or LOW.
1.65V to 3.6V 1.2V to 3.6V -0.3V to +3.6V 0V to VCC 0.0V to 3.6V ±12 mA ±8 mA ±3 mA -40°C to +85°C
DC Electrical Characteristics (2.7V < VCC 3.6V)
Symbol VIH VIL VOH Parameter HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage IOH = -100 µA IOH = -6 mA IOH = -8 mA IOH = -12 mA VOL LOW Level Output Voltage IOL = 100 µA IOL = 6 mA IOL = 8 mA IOL = 12 mA II IOZ IOFF ICC ICC Input Leakage Current 3-STATE Output Leakage Power-OFF Leakage Current Quiescent Supply Current Increase in ICC per Input 0 VI 3.6V 0 VO 3.6V VI = V IH or VIL 0 (VI, VO) 3.6V VI = V CC or GND VCC (VI, VO) 3.6V (Note 5) VIH = VCC -0.6V
Note 5: Outputs disabled or 3-STATE only.
Conditions
VCC (V) 2.7 - 3.6 2.7 - 3.6 2.7 - 3.6 2.7 3.0 3.0 2.7 - 3.6 2.7 3.0 3.0 2.7 - 3.6 2.7 - 3.6 0 2.7 - 3.6 2.7 - 3.6 2.7 - 3.6
Min 2.0
M ax
Units V
0 .8 VCC - 0.2 2.2 2.4 2.2 0 .2 0 .4 0 .55 0 .8 ±5.0 ±10 10 20 ± 20 750
V V V V V V V V V µA µA µA µA µA µA
3
www.fairchildsemi.com
74VCX162374
DC Electrical Characteristics (2.3V VCC 2.7V)
Symbol VIH VIL VOH Parameter HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage IOH = -100 µA IOH = -4 mA IOH = -6 mA IOH = -8 mA VOL LOW Level Output Voltage IOL = 100 µA IOL = 6 mA IOL = 8 mA II IOZ IOFF ICC Input Leakage Current 3-STATE Output Leakage Power-OFF Leakage Current Quiescent Supply Current 0 VI 3.6V 0 VO 3.6V VI = VIH or VIL 0 (VI, VO) 3.6V VI = VCC or GND VCC (VI, VO) 3.6V (Note 6)
Note 6: Outputs disabled or 3-STATE only.
Conditions
V CC (V) 2.3 - 2.7 2.3 - 2.7 2.3 - 2.7 2.3 2.3 2.3 2.3 - 2.7 2.3 2.3 2.3 - 2.7 2.3 - 2.7 0 2.3 - 2.7 2.3 - 2.7
Min 1.6
Max
Units V
0 .7 VCC - 0.2 2.0 1.8 1.7 0 .2 0 .4 0 .6 ±5.0 ±10 10 20 ±20
V V V V V V V V µA µA µA µA µA
DC Electrical Characteristics (1.65V VCC < 2.3V)
Symbol VIH VIL VOH VOL II IOZ IOFF ICC Parameter HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Leakage Current 3-STATE Output Leakage Power-OFF Leakage Current Quiescent Supply Current IOH = -100 µA IOH = -3 mA IOL = 100 µA IOL = 3 mA 0 VI 3.6V 0 VO 3.6V VI = VIH or VIL 0 (VI, VO) 3.6V VI = VCC or GND VCC (VI, VO) 3.6V (Note 7)
Note 7: Outputs disabled or 3-STATE only.
Conditions
VCC (V) 1.65 - 2.3 1.65 - 2.3 1.65 - 2.3 1.65 1.65 - 2.3 1.65 1.65 - 2.3 1.65 - 2.3 0 1.65 - 2.3 1.65 - 2.3
Min 0.65 × VCC
M ax
Units V
0.35 × VCC VCC - 0.2 1.25 0 .2 0.3 ± 5.0 ± 10 10 20 ± 20
V V V V V µA µA µA µA µA
www.fairchildsemi.com
4
74VCX162374
AC Electrical Characteristics
Symbol Parameter
(Note 8)
TA = -40°C to +85°C, CL = 30 pF, RL = 500 VCC = 3.3V ± 0.3V Min M ax 3 .4 3 .9 4 .0 250 0.8 0.8 0.8 1.5 1.0 1 .5 0.5 VCC = 2.5V ± 0.2V Min 200 1.0 1.0 1.0 1.5 1.0 1.5 0 .5 4 .8 5 .4 4 .4 Max VCC = 1.8V ± 0.15V Min 100 1.5 1.5 1.5 2.5 1.0 4 .0 0.75 9.6 9.8 7.9 Max MHz ns ns ns ns ns ns ns Units
fMAX tPHL, tPLH tPZL, tPZH tPLZ, tPHZ tS tH tW tOSHL tOSLH
Maximum Clock Frequency Prop Delay CP to On Output Enable Time Output Disable Time Setup Time Hold Time Pulse Width Output to Output Skew (Note 9)
Note 8: For CL = 50PF, add approximately 300 ps to the AC maximum specification. Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH).
Dynamic Switching Characteristics
Symbol VOLP Parameter Quiet Output Dynamic Peak VOL Conditions CL = 30 pF, VIH = VCC, VIL = 0V V CC (V) 1.8 2.5 3.3 VOLV Quiet Output Dynamic Valley VOL CL = 30 pF, VIH = VCC, VIL = 0V 1.8 2.5 3.3 VOHV Quiet Output Dynamic Valley VOH CL = 30 pF, VIH = VCC, VIL = 0V 1.8 2.5 3.3 TA = +25°C Typical 0.15 0.25 0.35 -0.15 -0.25 -0.35 1.55 2.05 2.65 V V V Units
Capacitance
Symbol CIN COUT CPD Input Capacitance Output Capacitance Power Dissipation Capacitance Parameter Conditions VCC = 1.8V, 2.5V or 3.3V, VI = 0V or VCC VI = 0V or VCC, VCC = 1.8V, 2.5V or 3.3V VI = 0V or VCC, f = 10 MHz, VCC = 1.8V, 2.5V or 3.3V TA = +25°C Typical 6 7 20 Units pF pF pF
5
www.fairchildsemi.com
Others parts begin by 74
74-1 74-2 74-3 74-4 74-5 74-6 74-7 74-8 74-9 74-10 74-11 74-12 74-13 74-14 74-15 74-16 74-17 74-18 74-19 74-20 74-21 74-22 74-23 74-24 74-25 74-26 74-27 74-28 74-29 74-30 74-31 74-32 74-33 74-34 74-35 74-36 74-37 74-38 74-39 74-40 74-41 74-42 74-43 74-44 74-45 74-46 74-47 74-48 74-49 74-50 74-51 74-52 74-53 74-54 74-55 74-56 74-57 74-58 74-59 74-60 74-61 74-62
|
|
|
