|
|
Part: 74LVT16244A
Category:
Logic
-> Line Driver/Receivers
-> CMOS/BiCMOS->LVT/ALVT/LCX/LPT Family->Low Voltage
Description: Low Voltage16-bit Buffer/line Driver With 3-state Outputs
Company: Fairchild Semiconductor
Datasheet: Download 74LVT16244A datasheet File size : 143 kB
Request For quote: Find where to buy 74LVT16244A
Datasheet text preview:
74LVT16244 · 74LVTH16244 Low Voltage16-Bit Buffer/Line Driver with 3-STATE Outputs
March 1999 Revised June 2002
74LVT16244 · 74LVTH16244 Low Voltage16-Bit Buffer/Line Driver with 3-STATE Outputs
General Description
The LVT16244 and LVTH16244 contain sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Individual 3-STATE control inputs can be shorted together for 8-bit or 16-bit operation. The LVTH16244 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs. These buffers and line drivers are designed for low-voltage (3.3V) VCC applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16244 and LVTH16244 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation
Features
s Input and output interface capability to systems at 5V VCC s Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH16244), also available without bushold feature (74LVT16244). s Live insertion/extraction permitted s Power Up/Down high impedance provides glitch-free bus loading s Outputs source/sink -32 mA/+64 mA s Functionally compatible with the 74 series 16244 s Latch-up performance exceeds 500 mA s ESD performance: Human-body model >2000V Machine model >200V Charged-drive model >1000V s Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)
Ordering Code:
Order Number 74LVT16244G (Note 1)(Note 2) 74LVT16244MEA (Note 2) 74LVT16244MTD (Note 2) 74LVTH16244G (Note 1)(Note 2) 74LVTH16244MEA (Note 2) 74LVTH16244MTD (Note 2) Package Number BGA54A (Preliminary) MS48A MTD48 BGA54A MS48A MTD48 Package Description 54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide 54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide 48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Note 1: Ordering code "G" indicates Trays. Note 2: Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.
Logic Symbol
© 2002 Fairchild Semiconductor Corporation
DS500151
www.fairchildsemi.com
74LVT16244 · 74LVTH16244
Connection Diagrams
Pin Assignment for SSOP and TSSOP
Pin Descriptions
Pin Names OEn I0I15 O0O15 NC Description Output Enable Inputs (Active LOW) Inputs Outputs No Connect
FBGA Pin Assignments
1 A B C D E F G H J O0 O2 O4 O6 O8 O10 O12 O14 O15 2 NC O1 O3 O5 O7 O9 O11 O 13 NC 3 OE 1 NC VC C G ND G ND G ND VC C NC OE 4 4 OE2 NC VC C GND GND GND VC C NC OE3 5 NC I1 I3 I5 I7 I9 I11 I13 NC 6 I0 I2 I4 I6 I8 I10 I12 I14 I15
Truth Table
Inputs Pin Assignment for FBGA OE1 L L H Inputs OE2 L L H Inputs OE3 (Top Thru View) L L H Inputs OE4 L L H
H = High Voltage Level L = Low Voltage Level X = Immaterial Z = High Impedance
Outputs I0I3 L H X O0O3 L H Z Outputs I4I7 L H X O4O7 L H Z Outputs I8I11 L H X O8O11 L H Z Outputs I12I15 L H X O12O15 L H Z
Logic Diagram
Functional Description
The LVT16244 and LVTH16244 contain sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4-bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.
www.fairchildsemi.com
2
74LVT16244 · 74LVTH16244
Absolute Maximum Ratings(Note 3)
Symbol VCC VI VO IIK IOK IO ICC IGND TSTG Parameter Supply Voltage DC Input Voltage Output Voltage DC Input Diode Current DC Output Diode Current DC Output Current DC Supply Current per Supply Pin DC Ground Current per Ground Pin Storage Temperature Value Conditions Units V V Output in 3-STATE Output in HIGH or LOW State (Note 4) VI VCC Output at HIGH State VO > VCC Output at LOW State V mA mA mA mA mA
-0.5 to +4.6 -0.5 to +7.0 -0.5 to +7.0 -0.5 to +7.0 -5 0 -5 0
64 128
±6 4 ±128 -65 to +150
°C
Recommended Operating Conditions
Symbol VCC VI IOH IOL TA Supply Voltage Input Voltage HIGH Level Output Current LOW Level Output Current Free Air Operating Temperature Input Edge Rate, VIN = 0.8V2.0V, VCC = 3.0V Parameter Min 2.7 0 Max 3.6 5.5 Units V V mA mA
-3 2
64
-40
0
+8 5
10
°C
ns/V
t/V
Note 3: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 4: IO Absolute Maximum Rating must be observed.
DC Electrical Characteristics
Symbol VIK VIH VIL VOH Parameter Input Clamp Diode Voltage Input HIGH Voltage Input LOW Voltage Output HIGH Voltage VCC (V) 2.7 2.73.6 2.73.6 2.73.6 2.7 3.0 VOL Output LOW Voltage 2.7 2.7 3.0 3.0 3.0 II(HOLD) (Note 5) II(OD) (Note 5) II Bushold Input Over-Drive Current to Change State Input Current Control Pins Data Pins IOFF IPU/PD IOZL IOZH IOZH+ Power Off Leakage Current Power Up/Down 3-STATE Current 3-STATE Output Leakage Current 3-STATE Output Leakage Current 3-STATE Output Leakage Current Bushold Input Minimum Drive 3.0 3.0 3.6 3.6 3.6 0 0 1.5V 3.6 3.6 3.6 75 - 75 500 -500 10 ±1 -5 1 ±100 ±100 -5 5 10 µA µA µA µA µA µA VCC - 0.2 2 .4 2 .0 0 .2 0 .5 0 .4 0 .5 0.55 µA µA V V 2 .0 0 .8 TA = -40°C to +85°C Min Max -1.2 Units V V V Conditions II = -18 mA VO 0.1V or VO VCC - 0.1V IOH = -100 µA IOH = -8 mA IOH = -32 mA IOL = 100 µA IOL = 24 mA IOL = 16 mA IOL = 32 mA IOL = 64 mA VI = 0.8V VI = 2.0V (Note 6) (Note 7) VI = 5.5V VI = 0V or VCC VI = 0V VI = V CC 0V VI or VO 5.5V VO = 0.5V to 3.0V VI = GND or VCC VO = 0.5V VO = 3.0V VCC < VO 5.5V
3
www.fairchildsemi.com
74LVT16244 · 74LVTH16244
DC Electrical Characteristics
Symbol ICCH ICCL ICCZ ICCZ+ ICC Parameter Power Supply Current Power Supply Current Power Supply Current Power Supply Current Increase in Power Supply Current (Note 8)
Note 5: Applies to bushold versions only (LVTH16244).
(Continued)
V CC (V) 3.6 3.6 3.6 3 .6 3.6 TA = -40°C to +85°C Min Max 0.19 5.0 0.19 0.19 0.2 mA mA mA mA mA Outputs High Outputs Low Outputs Disabled VCC VO 5.5V, Outputs Disabled One Input at VCC - 0.6V Other Inputs at VCC or GND
Units
Conditions
Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH. Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW. Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than VCC or GND.
Dynamic Switching Characteristics
Symbol VOLP VOLV Parameter Quiet Output Maximum Dynamic VOL Quiet Output Minimum Dynamic VOL VCC (V) 3.3 3.3
(Note 9)
TA = 25°C Units V V Conditions CL = 50 pF, RL = 500 (Note 10) (Note 10)
M in
Typ 0 .8 -0.8
M ax
Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested. Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.
AC Electrical Characteristics
TA = -40°C to +85°C Symbol Parameter CL = 50 pF, RL = 500 VCC = 3.3V ± 0.3V Min tPLH tPHL tPZH tPZL tPHZ tPLZ tOSHL tOSLH Output to Output Skew (Note 11) Output Disable Time Output Enable Time Propagation Delay Data to Output 1.2 1.2 1.2 1.2 2.0 1.5 M ax 3 .5 3 .5 4.0 5 .0 4.7 4 .2 1.0 Min 1.2 1.2 1.2 1.2 2.0 1.5 VCC = 2.7V M ax 3 .9 3 .9 5.0 6 .5 5.2 4 .4 1 .0 ns ns ns ns Units
Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH).
Capacitance
Symbol CIN COUT
(Note 12)
Parameter Conditions VCC = 0V, VI = 0V or VCC VCC = 3.0V, VO = 0V or VCC Typical 4 8 Units pF pF
Input Capacitance Output Capacitance
Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.
www.fairchildsemi.com
4
74LVT16244 · 74LVTH16244
Physical Dimensions inches (millimeters) unless otherwise noted
54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A
5
www.fairchildsemi.com
Others parts begin by 74
74-1 74-2 74-3 74-4 74-5 74-6 74-7 74-8 74-9 74-10 74-11 74-12 74-13 74-14 74-15 74-16 74-17 74-18 74-19 74-20 74-21 74-22 74-23 74-24 74-25 74-26 74-27 74-28 74-29 74-30 74-31 74-32 74-33 74-34 74-35 74-36 74-37 74-38 74-39 74-40 74-41 74-42 74-43 74-44 74-45 74-46 74-47 74-48 74-49 74-50 74-51 74-52 74-53 74-54 74-55 74-56 74-57 74-58 74-59 74-60 74-61 74-62
|
|
|
