Details, datasheet, quote on part number: PD45128441G5-A80L-9JF
PartPD45128441G5-A80L-9JF
CategoryMemory
Description128m-bit Synchronous DRAM 4-bank, LVTTL
CompanyElpida Memory
DatasheetDownload PD45128441G5-A80L-9JF datasheet
  

 

Features, Applications

Description

The 45128841, 45128163 are high-speed 134,217,728-bit synchronous dynamic random-access memories, organized as (word × bit × bank), respectively. The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture. All inputs and outputs are synchronized with the positive edge of the clock. The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL). These products are packaged in 54-pin TSOP (II).

Features

Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge Pulsed interface Possible to assert random column address in every cycle Quad internal banks controlled by BA0(A13) and BA1(A12) Byte control (×16) by LDQM and UDQM Programmable Wrap sequence (Sequential / Interleave) Programmable burst length and full page) Programmable /CAS latency (2 and 3) Automatic precharge and controlled precharge CBR (Auto) refresh and self refresh ×8, ×16 organization Single 0.3 V power supply LVTTL compatible inputs and outputs 4,096 refresh cycles / 64 ms Burst termination by Burst stop command and Precharge command

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local Elpida Memory, Inc. for availability and additional information.

Document No. E0031N30 (Ver. 3.0) Date Published August 2001 CP (K) Printed in Japan
Elpida Memory, Inc. is a joint venture DRAM company of NEC Corporation and Hitachi, Ltd.
NEC Memory Synchronous DRAM Memory density : 128M bits Low Power
Organization : x16 Number of banks and Interface : 4 banks, LVTTL

 

Related products with the same datasheet
PD45128441-I
PD45128441-T
PD45128441G5
PD45128441G5-A10-9JF
PD45128441G5-A10I-9JF
PD45128441G5-A10LI-9JF
PD45128441G5-A10LT-9JF
PD45128441G5-A10T-9JF
PD45128441G5-A75-9JF
PD45128441G5-A75A-9JF
PD45128441G5-A75I-9JF
PD45128441G5-A75L-9JF
Some Part number from the same manufacture Elpida Memory
PD45128441G5-A80LI-9JF 128m-bit Synchronous DRAM 4-bank, LVTTL
PD451288413G5-A10I-9JF 16M; 100MHz 64-bit Synchronous Dynamic RAM Module
PD451288413G5-A10LI-9JF
PD451288413G5-A75LI-9JF 16M; 133MHz 64-bit Synchronous Dynamic RAM Module
PD451288413G5-A80LI-9JF 16M; 125MHz 64-bit Synchronous Dynamic RAM Module
PD45128841G5-A10-9JF 128m-bit Synchronous DRAM 4-bank, LVTTL
PD488588 288m Bits Direct RAMbus DRAM
uPD45128163
uPD45128163-I
uPD45128163-T
E0404E41 DDR2 > EDE1104AASE * Double-data-rate architecture; two data transfers per clock cycle * The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture * Bi-directional
E0852E20 • Double-data-rate architecture; two data transfers perclock cycle• The high-speed data transfer is realized by the 4 bitsprefetch pipelined architecture• Bi-directional differential data strobe
EBE41RE4AAHA * Double-data-rate architecture; two data transfers per clock cycle * The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture * Bi-directional differential data
EBE41RE4ABHA
EBE20AE4ABFA
EBE20RE4ABFA
EBE21AD4AGFB
EBE21RD4AEFA
EBE21RD4AGFB
EBE10AD4AGFA
EBE10RD4AEFA

EBE11UD8ABFA-5C :

EBR51EC8ABFD-AE :

EBS21RC2ACNA : 2gb Registered Sdram Dimm

EBS25UC8APMA-75 : 256mb Unbuffered Sdram Dimm

HM5117805TS-5 : 16 M Edo DRAM ( 2-mword X 8-bit ) 2 K Refresh

EBE11UD8AGFA-5C-E : * Double-data-rate architecture; two data transfers per clock cycle * The high-speed data transfer is realized by the 4 bits prefetch pipelined architecture * Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver *

EDD5104ADTA-7BL : 512M bits DDR Sdram

EDE1108AASE-5C-E : 1G bits DDR2 Sdram

EDE1108ABSE-6E-E : 1G bits DDR2 Sdram

EDD5108ADTA-6B-E : 512M bits DDR Sdram

EBD26UC6AMSA-6B-E : 32M X 64 DDR DRAM MODULE, 0.7 ns, DMA200 Specifications: Memory Category: DRAM Chip ; Density: 2147484 kbits ; Number of Words: 32000 k ; Bits per Word: 64 bits ; Package Type: SODIMM-200 ; Pins: 200 ; Supply Voltage: 2.5V ; Access Time: 0.7000 ns ; Operating Temperature: 0 to 70 C (32 to 158 F)

 
0-C     D-L     M-R     S-Z